3rd 3ddresd: rc historical contextualization
DESCRIPTION
Systems historical contextualization and reasons behind FPGA(s)-based solutionTRANSCRIPT
![Page 1: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/1.jpg)
POLITECNICO DI MILANO
Reconfigurable Reconfigurable Computing:Computing:
Systems historical Systems historical contextualizationcontextualization
Reasons behind FPGA(s)-based Reasons behind FPGA(s)-based solutionsolution
Marco D. Santambrogio: [email protected]
3DDRESD 3DDRESD 3rd Edition, Goglio 20083rd Edition, Goglio 2008
![Page 2: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/2.jpg)
2
OutlineOutline
Basic Idea
A bird’s eye view on the Reconfigurable Computing
The roadmap
Reasons behind Xilinx
![Page 3: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/3.jpg)
3
What’s nextWhat’s next
Basic Idea
A bird’s eye view on the Reconfigurable Computing
The roadmap
Reasons behind Xilinx
![Page 4: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/4.jpg)
4
ReconfigurationReconfiguration
The process of physically altering the location or functionality of network or system elements. Automatic configuration describes the way sophisticated networks can readjust themselves in the event of a link or device failing, enabling the network to continue operation.
Gerald Estrin, 1960
4
![Page 5: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/5.jpg)
5
Reconfigurable ComputingReconfigurable Computing
Reconfigurable computing is defined as the study of computation using reconfigurable devices
Christophe Bobda, 2007
ProcessorProcessor
FPGAFPGA
Full CustomFull Custom
Compilation time
Performance
low
high
low high
![Page 6: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/6.jpg)
6
What’s nextWhat’s next
Basic Idea
A bird’s eye view on the Reconfigurable Computing
The RC dawn and the FPGA revolutionSome !FPGA architectureThe accademic effortsChoose the optimal hardware platform for a given application
The roadmap
Reasons behind Xilinx
![Page 7: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/7.jpg)
7
The RC DawnThe RC Dawn
The Estrin Fix-Plus Machine, 1959The Ramming Machine, 1977Hartenstein’s XPuter, 1980
mid-1980s: the FPGA revolution/eraThe PAM Machine, SPLASH II, PRISM, Garp, DISC, DPGA
![Page 8: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/8.jpg)
8
Data Flow Machine (!FPGA)Data Flow Machine (!FPGA)
The Pact XPP DeviceThe NEC-DRP ArchitectureThe picoChip Reconfigurable Device
PicoChip solution:Array of heterogeneous processorsCommunication flexibility between processors achieved through reconfigurable technology
Array Processing Element
Switch Matrix
Inter-picoArray Interface
![Page 9: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/9.jpg)
9
The Academic EffortsThe Academic Efforts
The Reconfigurable Architecture Workstation (RAW) - MITThe Matrix Architecture - MITThe Reconfigurable Multimedia Array Coprocessor (REMARC) - StanfordMorphoSys - University of California, Irvine Chimaera – NorthwesternPipeRench - CMURaPiD - University of WashingtonGarp – UC BerkeleyBee2- UC Berkeley
![Page 10: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/10.jpg)
10
What are the drivers for this What are the drivers for this choice?choice?
Time: How long does it take to compute the answer?Area: How much silicon space is required to determined the answer?Costs: How much does it costs (performance, $)?Power: How much does it consume?
Processor generally fixes computing area. Problem evaluated over time through instructions.
FPGA can create flexible amount of computing area. Effectively, the configuration memory is the computing instruction.
![Page 11: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/11.jpg)
11
What’s nextWhat’s next
Basic Idea
A bird’s eye view on the Reconfigurable Computing
The roadmapThe 90% – 10% RuleProgrammable System on a ChipMulti-FPGA
Reasons behind Xilinx
![Page 12: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/12.jpg)
12
The 90% – 10% RuleThe 90% – 10% Rule
90% of the execution is spent in 10% of the codeInner loops in algorithmsComputational intense code
10% of the execution is spent in 90% of the codeExceptionsUser interaction
The 10% computational intense code has to be executed as hardware on reconfigurable devicesThe 90% exception code is run as executable files on processors
![Page 13: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/13.jpg)
13
Programmable System on a Programmable System on a ChipChip
No longer just a bunch of reconfigurable elements
DSPs, GPP, reconfigurable elements, etc. etc...
![Page 14: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/14.jpg)
14
Multi-FPGAMulti-FPGA
Heterogeneous Multi-FPGA system
![Page 15: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/15.jpg)
15
What’s nextWhat’s next
Basic Idea
A bird’s eye view on the Reconfigurable Computing
The roadmap
Reasons behind Xilinx
![Page 16: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/16.jpg)
16
Commercial FPGA CompaniesCommercial FPGA Companies
Lattice official webiste
![Page 17: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/17.jpg)
17
Reconfigurable Multi-FPGA Reconfigurable Multi-FPGA (taxonomy) (taxonomy)
and FPGA vendorsand FPGA vendors
![Page 18: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/18.jpg)
18
Reconfigurable SoC (taxonomy) Reconfigurable SoC (taxonomy) and FPGA vendorsand FPGA vendors
![Page 19: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/19.jpg)
19
Xilinx FPGA and Configuration Xilinx FPGA and Configuration MemoryMemory
![Page 20: 3rd 3DDRESD: RC historical contextualization](https://reader038.vdocuments.net/reader038/viewer/2022102901/5576bd18d8b42ad0448b53c4/html5/thumbnails/20.jpg)
20
QuestionsQuestions