8086/8088 hardware system. typical microprocessor memory system cpu memory control address data
TRANSCRIPT
![Page 1: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/1.jpg)
8086/8088 Hardware System
![Page 2: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/2.jpg)
Typical Microprocessor Memory System
CPU Memory
Control
Address
Data
![Page 3: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/3.jpg)
8086/8088 Memory Interface• Address Bus
– 20 address lines so a 220 byte address space– Pins A0-A19 provide the address– For 8086, A0-A15 appear multiplexed with D0-D15 to form AD0-AD15– For 8088, A0-A7 appear multiplexed with D0-D7 to form AD0-AD7
• Data Bus– For 8086, 16 bit data bus D0-D15 (multiplexed as AD0-AD15)– For 8088, 8 bit data bus D0-D7 (multiplexed as AD0-AD7)– 8086 may use only D0-D7 or D8-D15 if appropriate
• Control Bus– For memory access, the following pins are used:– RD’, WR’, M/IO’, DT/R’, DEN’, ALE, BHE’
![Page 4: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/4.jpg)
8086/8088 Pin Configuration
![Page 5: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/5.jpg)
8086/8088 Pin Configuration Differences
![Page 6: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/6.jpg)
Clock Generator
![Page 7: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/7.jpg)
8284A
![Page 8: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/8.jpg)
8086/8088 Detailed Memory Interface
8086/8
Control
Multiplexed
Addr/Data
Latches
Buffers
Demultiplexing
Control
Address
Data
Address Decoding
Unique per device
MEMORY
Partial
Address
CS’,WE’,OE’
![Page 9: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/9.jpg)
8088 Bus Structure
![Page 10: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/10.jpg)
![Page 11: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/11.jpg)
‘244
![Page 12: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/12.jpg)
‘245
![Page 13: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/13.jpg)
‘373
![Page 14: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/14.jpg)
Address Decoding Example 1
![Page 15: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/15.jpg)
2716
![Page 16: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/16.jpg)
4016
![Page 17: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/17.jpg)
Address Decoding Example 2
![Page 18: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/18.jpg)
‘138
![Page 19: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/19.jpg)
Input via Switches
![Page 20: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/20.jpg)
Output via LEDs
![Page 21: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/21.jpg)
7 Segment LED Driver
![Page 22: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/22.jpg)
![Page 23: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/23.jpg)
7 segment displaya
b
c
g
d
e
f Digit-abcdefg-hex
0-1111110-7E 1-0110000-30
2-1101101-6D 3-1111001-79
4-0110011-33 5-1011011-5B
6-1011111-5F 7-1110000-70
8-1111111-7F 9-1111011-7B
A-1110111-77 B-0011111-1F
C-1001110-4E D-0111101-3D
E-1001111-4F F-1000111-47
![Page 24: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/24.jpg)
8255 Programmable Peripheral Interface
![Page 25: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/25.jpg)
8255 Control Byte
![Page 26: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/26.jpg)
8255 Clock Example
PA7-PA4
8255
D0-D7
A0-A1
RD’
WR’
CS’
Assume CS selects for 0F00H-0F03H
Hour Minute Second
PC3-PC0
PB7-PB4PA3-PA0
PB3-PB0PC7-PC4
7447 7447 7447 7447 7447 7447
![Page 27: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/27.jpg)
8255 Clock Example Code
MOV DX,0F03H ;8255 control register
MOV AL,80H ;select all ports to mode 0 output
OUT DX,AL ;set 8255 control
MOV AH,2 ;read real time clock
INT 1AH ;CH=hour(BCD),CL=minute,DH=seconds
MOV AL,CH
MOV DX,0F00H
OUT DX,AL
MOV AL,CL
MOV DX,0F01H
OUT DX,AL
MOV AL,DH
MOV DX,0F02H
OUT DX,AL
![Page 28: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/28.jpg)
8255 Clock Example 2
PA7
8255
D0-D7
A0-A1
RD’
WR’
CS’
Assume CS selects for 0F00H-0F03H
Hour Minute
PB6-PB0PA6-PA0
PC6-PC0
![Page 29: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/29.jpg)
8255 Clock Example 2 Code
.DATA
SEG7 DB 7EH,30H,6DH,79H,33H,5BH,5FH,70H,7FH,7BH
DB 0,0,0,0,0,0,0FEH,0B0H,0EDH
.CODE
MOV AH,2
INT 1AH
LEA BX,SEG7
MOV AL,CH
XLAT
MOV DX,0F00H
OUT DX,AL
![Page 30: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/30.jpg)
8255 Clock Example 2 Code cont.
MOV AL,CH
SHR AL,4
XLAT
MOV DX,0F01H
OUT DX,AL
MOV AL,CH
AND AL,0FH
XLAT
MOV DX,0F02H
OUT DX,AL
![Page 31: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/31.jpg)
16550 Serial Communications Interface
![Page 32: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/32.jpg)
16550
![Page 33: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/33.jpg)
Digital to Analog Conversion
![Page 34: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/34.jpg)
DAC0830
![Page 35: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/35.jpg)
Analog to Digital Conversion
![Page 36: 8086/8088 Hardware System. Typical Microprocessor Memory System CPU Memory Control Address Data](https://reader035.vdocuments.net/reader035/viewer/2022062221/56649f2a5503460f94c440a0/html5/thumbnails/36.jpg)
ADC0804