a design technique for energy reduction in nora cmos logic konstantinos limniotis, yiorgos...
TRANSCRIPT
![Page 1: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/1.jpg)
A Design Technique for Energy Reduction in NORA CMOS Logic
Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE, and Angela Arapoyanni, Member, IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS page(s):2647 - 2655 , Dec. 2006
指導老師 : 魏凱城 老師
學 生 : 蕭荃泰
日 期 : 97 年 6 月 16 日
彰化師範大學積體電路設計研究所
![Page 2: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/2.jpg)
Outline
Abstract Charge recycling concept in NORA logic Proposed charge recycling technique Case studies Conclusion
![Page 3: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/3.jpg)
Abstract
In this work, a design technique to reduce the energy consumption in no race (NORA) circuits is presented.
The no race (NORA) circuits, which is based on the charge recycling concept to reduce dynamic energy dissipation.
Calculations proved that energy savings higher than 20% can be achieved.
![Page 4: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/4.jpg)
Charge recycling concept in NORA logic
Fig. 1. NORA logic design technique.
pre-charge phaseVDD VDD
0CLK=
hold
evaluation phase
100
![Page 5: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/5.jpg)
![Page 6: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/6.jpg)
Fig. 2. Charge recycling concept in NORA circuits.
SW ON
when Cp=Cn
max=0.25
![Page 7: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/7.jpg)
Proposed charge recycling technique
Fig.3 Proposed charge recycling switch.
VpVn
Vm
![Page 8: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/8.jpg)
0.18um CMOS technology
VDD=1.8V and Vtn=0.35V
![Page 9: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/9.jpg)
,
switching activity factor :
![Page 10: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/10.jpg)
![Page 11: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/11.jpg)
Case studies0.18-um CMOS technology ,,
![Page 12: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/12.jpg)
Fig. 6. (b) Stage of the decoder after the insertion of the recycle
switch and the application of the modified clocks.
CLK=
CLKM=
hold
1/2 VDD1/2 VDD
01
10
1
0VDD VDD0
0
![Page 13: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/13.jpg)
![Page 14: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/14.jpg)
![Page 15: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/15.jpg)
1.8% delay increase.
energy-delay product reduction is 5.9%.
silicon area cost is 5.7%.
![Page 16: A Design Technique for Energy Reduction in NORA CMOS Logic Konstantinos Limniotis, Yiorgos Tsiatouhas, Member, IEEE, Themistoklis Haniotakis, Member, IEEE,](https://reader035.vdocuments.net/reader035/viewer/2022062511/5517e269550346c1568b458e/html5/thumbnails/16.jpg)
Conclusion It is based on the charge recycling approach and
uses a unidirectional charge transfer topology and a new clocking scheme to allow charge recycling.
The proposed clocking scheme, the elimination of the short circuit current is achieved.
The proposed technique is characterized by insignificant delay penalty so that considerable reductions in the energy-delay product can be achieved.