a fully polynomial time approximation scheme for timing driven minimum cost buffer insertion shiyan...
If you can't read please download the document
DESCRIPTION
Technology generation ( m ) Delay (psec) Transistor/Gate delay Interconnect delay Interconnect Delay Dominates