a linear regulator with fast digital control for biasing of integrated dc-dc converters a-vlsi class...
TRANSCRIPT
![Page 1: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/1.jpg)
A Linear Regulator with Fast Digital Control for Biasing of Integrated
DC-DC Converters
A-VLSI class presentationAdopted from isscc
Presented by:
Siamak Mehrnami
![Page 2: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/2.jpg)
2
Outline
● Integrated DC-DC converters
● Linear regulator with digital control
● Implementation details
● measurements
● Conclusions
![Page 3: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/3.jpg)
3
Integrated DC-DC Converters
● Demonstrated at 100MHz, η=87.7%
Ref.: [3]
![Page 4: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/4.jpg)
4
Problem: Low Input Voltage
● The CMOS process limits the DC-DC converter input voltage to 1.2-1.4V
Ref: [1]
![Page 5: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/5.jpg)
5
Doubling of Input Voltage Range
● VIN is across two transistors in series
● Need a ½-rail linear regulator
Ref.: [4]
![Page 6: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/6.jpg)
6
High tension power delivery through implicit voltage conversion ref:[2]
16-by-16multiplier
16-by-16multiplier
Linearregulator
1 to 3levelshift
3 to 1levelshift
3VDD
Vhigh
Vlow
1-logic 3-logic 3-logic 1-logic
16-by-16multiplier
1 to 2levelshift
2 to 1levelshift
1-logic 2-logic 2-logic 1-logic
Linearregulator
Vhigh
Vlow
1-logic 1-logic
2VDD
VDD
2VDD system 3VDD system
16-by-16multiplier
16-by-16multiplier
Linearregulator
1 to 2levelshift
2 to 1levelshift
2VDD
Vhigh
Vlow
1-logic 2-logic 2-logic 1-logic
VDD
1-logic 1-logic
![Page 7: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/7.jpg)
7
Auxiliary Regulator Requirements
● Calculate Figure of Merit– single value to measure performance Ref:[1]
![Page 8: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/8.jpg)
8
Auxiliary Regulator Figure of Merit
● Best known regulator had FOM=22ps– Rajapandian, et al., 2005 ISSCC, p. 298
● Need same speed at 3X lower power ref:[1]
![Page 9: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/9.jpg)
9
Traditional Linear Regulators
● Class-A buffer has poor slew rate● Class-AB buffer degrades stability ref:[1]
![Page 10: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/10.jpg)
10
Regulator with Digital Control
● Digital buffers (inverters) are perfect class-AB circuits, fast and low power
ref:[1]
![Page 11: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/11.jpg)
11
Push-Pull ½-Rail Regulatorref:[1]
![Page 12: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/12.jpg)
12
Template Cell Design for Matching
ref:[1]
![Page 13: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/13.jpg)
13
Customized Inverter Cells
ref:[1]
![Page 14: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/14.jpg)
14
Floorplan of Matched Invertersref:[1]
![Page 15: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/15.jpg)
15
Regulator Test Chip in 90nm CMOSref:[1]
![Page 16: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/16.jpg)
16
Input-Output DC Characteristicref:[1]
![Page 17: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/17.jpg)
17
Output DC Characteristicref:[1]
![Page 18: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/18.jpg)
18
Load Step Response (5ns/div)ref:[1]
![Page 19: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/19.jpg)
19
Performance Comparisonref:[1]
![Page 20: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/20.jpg)
20
Conclusions
● Digital buffers (inverters) are more power-efficient than analog buffers
● Achieved 3.64X lower quiescent current at 28% slower response– FOM is 2.84X better than the prior art
● The power bottleneck moved from the analog buffer to the error amplifier– matching requirements influence
transistor sizes and the quiescent current ref:[1]
![Page 21: A Linear Regulator with Fast Digital Control for Biasing of Integrated DC-DC Converters A-VLSI class presentation Adopted from isscc Presented by: Siamak](https://reader037.vdocuments.net/reader037/viewer/2022103006/56649e7e5503460f94b81e8d/html5/thumbnails/21.jpg)
21
References:● 1-P.Hazucha, “A Linear Regulator With
Fast Digital Control For Biasing Integrated DC-DC Converters” ISSCC dig. tech. papers 29.2 feb.2006
● 2-S. Rajapandian, et al., “High-Tension Power Delivery- Operating 0.18µm CMOS Digital Logic at 5.4v,” ISSCC dig. Tech. papers,pp.298299,Feb., 2005 [page 6]
● 3- Hazucha, et al.,2004 VLSI Symposium, p. 256.
● 4-Xiao, et al.,2004 ISSCC, p. 280.