div class=ts-pagebuttonPage 1button div class=ts-image amp-img class=ts-thumb alt=Page 1: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails1jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 2button div class=ts-image amp-img class=ts-thumb alt=Page 2: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails2jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 3button div class=ts-image amp-img class=ts-thumb alt=Page 3: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails3jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 4button div class=ts-image amp-img class=ts-thumb alt=Page 4: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails4jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 5button div class=ts-image amp-img class=ts-thumb alt=Page 5: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails5jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 6button div class=ts-image amp-img class=ts-thumb alt=Page 6: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails6jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 7button div class=ts-image amp-img class=ts-thumb alt=Page 7: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails7jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 8button div class=ts-image amp-img class=ts-thumb alt=Page 8: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails8jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 9button div class=ts-image amp-img class=ts-thumb alt=Page 9: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails9jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 10button div class=ts-image amp-img class=ts-thumb alt=Page 10: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails10jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 11button div class=ts-image amp-img class=ts-thumb alt=Page 11: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails11jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 12button div class=ts-image amp-img class=ts-thumb alt=Page 12: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails12jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 13button div class=ts-image amp-img class=ts-thumb alt=Page 13: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails13jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 14button div class=ts-image amp-img class=ts-thumb alt=Page 14: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails14jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 15button div class=ts-image amp-img class=ts-thumb alt=Page 15: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails15jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 16button div class=ts-image amp-img class=ts-thumb alt=Page 16: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails16jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 17button div class=ts-image amp-img class=ts-thumb alt=Page 17: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails17jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 18button div class=ts-image amp-img class=ts-thumb alt=Page 18: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails18jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 19button div class=ts-image amp-img class=ts-thumb alt=Page 19: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails19jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 20button div class=ts-image amp-img class=ts-thumb alt=Page 20: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails20jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 21button div class=ts-image amp-img class=ts-thumb alt=Page 21: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails21jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 22button div class=ts-image amp-img class=ts-thumb alt=Page 22: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails22jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 23button div class=ts-image amp-img class=ts-thumb alt=Page 23: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails23jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 24button div class=ts-image amp-img class=ts-thumb alt=Page 24: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails24jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 25button div class=ts-image amp-img class=ts-thumb alt=Page 25: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails25jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 26button div class=ts-image amp-img class=ts-thumb alt=Page 26: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails26jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 27button div class=ts-image amp-img class=ts-thumb alt=Page 27: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails27jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 28button div class=ts-image amp-img class=ts-thumb alt=Page 28: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails28jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 29button div class=ts-image amp-img class=ts-thumb alt=Page 29: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails29jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 30button div class=ts-image amp-img class=ts-thumb alt=Page 30: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails30jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 31button div class=ts-image amp-img class=ts-thumb alt=Page 31: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails31jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 32button div class=ts-image amp-img class=ts-thumb alt=Page 32: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails32jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 33button div class=ts-image amp-img class=ts-thumb alt=Page 33: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails33jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 34button div class=ts-image amp-img class=ts-thumb alt=Page 34: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails34jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 35button div class=ts-image amp-img class=ts-thumb alt=Page 35: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails35jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 36button div class=ts-image amp-img class=ts-thumb alt=Page 36: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails36jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 37button div class=ts-image amp-img class=ts-thumb alt=Page 37: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails37jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 38button div class=ts-image amp-img class=ts-thumb alt=Page 38: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails38jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 39button div class=ts-image amp-img class=ts-thumb alt=Page 39: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails39jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 40button div class=ts-image amp-img class=ts-thumb alt=Page 40: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails40jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 41button div class=ts-image amp-img class=ts-thumb alt=Page 41: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails41jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 42button div class=ts-image amp-img class=ts-thumb alt=Page 42: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails42jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 43button div class=ts-image amp-img class=ts-thumb alt=Page 43: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails43jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 44button div class=ts-image amp-img class=ts-thumb alt=Page 44: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails44jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 45button div class=ts-image amp-img class=ts-thumb alt=Page 45: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails45jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 46button div class=ts-image amp-img class=ts-thumb alt=Page 46: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails46jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 47button div class=ts-image amp-img class=ts-thumb alt=Page 47: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails47jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 48button div class=ts-image amp-img class=ts-thumb alt=Page 48: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails48jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 49button div class=ts-image amp-img class=ts-thumb alt=Page 49: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails49jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 50button div class=ts-image amp-img class=ts-thumb alt=Page 50: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails50jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 51button div class=ts-image amp-img class=ts-thumb alt=Page 51: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails51jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 52button div class=ts-image amp-img class=ts-thumb alt=Page 52: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails52jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 53button div class=ts-image amp-img class=ts-thumb alt=Page 53: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails53jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 54button div class=ts-image amp-img class=ts-thumb alt=Page 54: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails54jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 55button div class=ts-image amp-img class=ts-thumb alt=Page 55: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails55jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 56button div class=ts-image amp-img class=ts-thumb alt=Page 56: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails56jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 57button div class=ts-image amp-img class=ts-thumb alt=Page 57: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails57jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 58button div class=ts-image amp-img class=ts-thumb alt=Page 58: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails58jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 59button div class=ts-image amp-img class=ts-thumb alt=Page 59: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails59jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 60button div class=ts-image amp-img class=ts-thumb alt=Page 60: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails60jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 61button div class=ts-image amp-img class=ts-thumb alt=Page 61: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails61jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 62button div class=ts-image amp-img class=ts-thumb alt=Page 62: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails62jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 63button div class=ts-image amp-img class=ts-thumb alt=Page 63: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails63jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 64button div class=ts-image amp-img class=ts-thumb alt=Page 64: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails64jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 65button div class=ts-image amp-img class=ts-thumb alt=Page 65: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails65jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 66button div class=ts-image amp-img class=ts-thumb alt=Page 66: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails66jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 67button div class=ts-image amp-img class=ts-thumb alt=Page 67: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails67jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 68button div class=ts-image amp-img class=ts-thumb alt=Page 68: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails68jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 69button div class=ts-image amp-img class=ts-thumb alt=Page 69: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails69jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 70button div class=ts-image amp-img class=ts-thumb alt=Page 70: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails70jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 71button div class=ts-image amp-img class=ts-thumb alt=Page 71: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails71jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 72button div class=ts-image amp-img class=ts-thumb alt=Page 72: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails72jpg width=142 height=106 layout=responsive amp-img divdivdiv class=ts-pagebuttonPage 73button div class=ts-image amp-img class=ts-thumb alt=Page 73: 01 Digital Logic Transistors - Courses · The Transistor Transistor: building Conventional planar transistor Gate Drai urce Oxide Silicon substrate Combined to build higher-level src=https:reader031vdocumentsnetreader031viewer20220225095ad76ef87f8b9a6b668cefa5html5thumbnails73jpg width=142 height=106 layout=responsive amp-img divdiv