div class=ts-pagebuttonPage 1button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page1jpg target=_blank amp-img class=ts-thumb alt=Page 1: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails1jpg width=142 height=106 layout=responsive amp-imga divdivdiv class=ts-pagebuttonPage 2button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page2jpg target=_blank amp-img class=ts-thumb alt=Page 2: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails2jpg width=142 height=106 layout=responsive amp-imga divdivdiv class=ts-pagebuttonPage 3button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page3jpg target=_blank amp-img class=ts-thumb alt=Page 3: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails3jpg width=142 height=106 layout=responsive amp-imga divdivdiv class=ts-pagebuttonPage 4button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page4jpg target=_blank amp-img class=ts-thumb alt=Page 4: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails4jpg width=142 height=106 layout=responsive amp-imga divdivdiv class=ts-pagebuttonPage 5button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page5jpg target=_blank amp-img class=ts-thumb alt=Page 5: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails5jpg width=142 height=106 layout=responsive amp-imga divdivdiv class=ts-pagebuttonPage 6button div class=ts-image a href=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5page6jpg target=_blank amp-img class=ts-thumb alt=Page 6: ecadtu-sofiabgecadtu-sofiabget1996Statii ET96-IMade Design kit · 2008-06-26 · The design project Behavioural VHDLLogic simulation TM Cadence Verilog-XL or Synopsys src=https:reader039vdocumentsnetreader039viewer20220308115b1bd6927f8b9a46258efe62html5thumbnails6jpg width=142 height=106 layout=responsive amp-imga divdiv