arithmetic circuits in cmos...

ARITHMETIC CIRCUITS IN CMOS

VLSI

Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013

Half-adder symbol and operation.

Adders

EE 432 VLSI Modeling and Design 2


Half-adder logic diagram.

Adders (2)



Alternate half-adder logic networks.

Adders (3)



Full-adder symbol and function table.

Adders (4)



CPL full-adder design.

Adders (5)



Full-adder logic networks.

Adders (6)



AOI full-adder logic.

Adders (7)



Evolution of carry-out circuit.

Adders (8)



Mirror AOI CMOS full-adder.

Adders (9)



Transmission-gate full-adder circuit.

Adders (10)



An n-bit adder.

Adders (11)



A 4-bit ripple-carry adder.

Adders (12)



Worst-case delay through the 4-bit ripple adder.

Adders (13)



4-bit adder-subtractor circuit.

Adders (14)



A basis of the carry look-ahead algorithm.

Adders (15)



Logic network for 4-bit CLA carry bits.

Adders (16)



Sum calculation using the CLA network.

Adders (17)



nFET logic arrays for the CLA terms.

Adders (18)



Possible uses of the nFET logic arrays in Figure 12.18.

Adders (19)



Static CLA mirror circuit.

Adders (20)



Static mirror circuit for c2.

Adders (21)



MODL carry circuit.

Adders (22)



Propagate, generate, and carry-kill values

Adders (23)



Switching network for the carry-out equation.

Adders (24)



Manchester circuit styles.

Adders (25)



Dynamic Manchester carry chain.

Adders (26)



An n-bit adder network.

Adders (27)



4-bit lookahead carry generator signals.

Adders (28)



Block lookahead generator logic.

Adders (29)



Multilevel CLA block scheme for a 16-bit adder.

Adders (30)



64-bit CLA adder architecture.

Adders (31)



Carry-skil circuitry.

Adders (32)



A 16-bit adder using carry-skip circuits.

Adders (33)



A 2-level carry-skip adder.

Adders (34)



A8-bit carry-select adder.

Adders (35)



Basis of a carry-save adder.

Adders (35)



Creation of an n-bit carry-save adder.

Adders (36)



A 7-to-12 reduction using carry-save adders.

Adders (37)



Bit-level multiplier.

Multipliers



Multiplication of two 4-bit words.

Multipliers (2)



Shift register for multiplication or division by a factor of 2.

Multipliers (3)



Alternate view of multiplication process.

Multipliers (4)



Using a product register for multiplication.

Multipliers (5)



Shift-right multiplication sequence.

Multipliers (6)



Register-based multiplier network.

Multipliers (7)



An array multiplier.

Multipliers (8)



Modularized view of the multiplication sequence.

Multipliers (9)



Details for a 4 x 4 array multiplier.

Multipliers (10)



Clocked input registers.

Multipliers (11)



Initial cell placement for the array.

Multipliers (12)



Summary of booth encoded digit operations.

Multipliers (13)


arithmetic circuits in cmos...

Documents