arm cortex-a53 mpcore processor - microsoft azuredocs-api-peg. ddi 0500d copyright © 2013-2014...

Click here to load reader

Post on 29-Apr-2018

228 views

Category:

Documents

0 download

Embed Size (px)

TRANSCRIPT

  • ARM Cortex-A53 MPCore ProcessorRevision: r0p2

    Technical Reference Manual

    Copyright 2013-2014 ARM. All rights reserved.ARM DDI 0500D (ID021414)

  • ARM Cortex-A53 MPCore ProcessorTechnical Reference Manual

    Copyright 2013-2014 ARM. All rights reserved.

    Release Information

    The following changes have been made to this book.

    Proprietary Notice

    Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

    Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

    The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

    This document is intended only to assist the reader in the use of the product. ARM shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

    Where the term ARM is used it means ARM or any of its subsidiaries as appropriate.

    Confidentiality Status

    This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

    Product Status

    The information in this document is final, that is for a developed product.

    Web Address

    http://www.arm.com

    Change history

    Date Issue Confidentiality Change

    09 August 2013 A Confidential Release for r0p0

    05 November 2013 B Confidential Release for r0p1

    10 January 2014 C Confidential Release for r0p2

    14 February 2014 D Non-Confidential Second release for r0p2

    ARM DDI 0500D Copyright 2013-2014 ARM. All rights reserved. iiID021414 Non-Confidential

  • ContentsARM Cortex-A53 MPCore Processor Technical Reference Manual

    PrefaceAbout this book .......................................................................................................... viiFeedback .................................................................................................................... xi

    Chapter 1 Introduction1.1 About the Cortex-A53 processor ............................................................................. 1-21.2 Compliance .............................................................................................................. 1-31.3 Features ................................................................................................................... 1-51.4 Interfaces ................................................................................................................. 1-61.5 Implementation options ............................................................................................ 1-71.6 Test features ............................................................................................................ 1-91.7 Product documentation and design flow ................................................................ 1-101.8 Product revisions ................................................................................................... 1-12

    Chapter 2 Functional Description2.1 About the Cortex-A53 processor functions .............................................................. 2-22.2 Interfaces ................................................................................................................. 2-72.3 Clocking and resets ................................................................................................. 2-92.4 Power management ............................................................................................... 2-16

    Chapter 3 Programmers Model3.1 About the programmers model ................................................................................ 3-23.2 ARMv8-A architecture concepts .............................................................................. 3-4

    Chapter 4 System Control4.1 About system control ............................................................................................... 4-2

    ARM DDI 0500D Copyright 2013-2014 ARM. All rights reserved. iiiID021414 Non-Confidential

  • Contents

    4.2 AArch64 register summary ...................................................................................... 4-34.3 AArch64 register descriptions ................................................................................ 4-144.4 AArch32 register summary .................................................................................. 4-1354.5 AArch32 register descriptions .............................................................................. 4-157

    Chapter 5 Memory Management Unit5.1 About the MMU ........................................................................................................ 5-25.2 TLB organization ...................................................................................................... 5-35.3 TLB match process .................................................................................................. 5-45.4 External aborts ......................................................................................................... 5-5

    Chapter 6 Level 1 Memory System6.1 About the L1 memory system .................................................................................. 6-26.2 Cache behavior ........................................................................................................ 6-36.3 Support for v8 memory types ................................................................................... 6-66.4 L1 Instruction memory system ................................................................................. 6-76.5 L1 Data memory system .......................................................................................... 6-96.6 Data prefetching .................................................................................................... 6-126.7 Direct access to internal memory .......................................................................... 6-13

    Chapter 7 Level 2 Memory System7.1 About the L2 memory system .................................................................................. 7-27.2 Snoop Control Unit .................................................................................................. 7-37.3 ACE master interface ............................................................................................... 7-67.4 CHI master interface .............................................................................................. 7-137.5 Additional memory attributes ................................................................................. 7-177.6 Optional integrated L2 cache ................................................................................. 7-187.7 ACP ....................................................................................................................... 7-19

    Chapter 8 Cache Protection8.1 Cache protection behavior ....................................................................................... 8-28.2 Error reporting .......................................................................................................... 8-4

    Chapter 9 Generic Interrupt Controller CPU Interface9.1 About the GIC CPU Interface .................................................................................. 9-29.2 GIC programmers model ......................................................................................... 9-3

    Chapter 10 Generic Timer10.1 About the Generic Timer ........................................................................................ 10-210.2 Generic Timer functional description ..................................................................... 10-310.3 Generic Timer register summary ........................................................................... 10-4

    Chapter 11 Debug11.1 About debug .......................................................................................................... 11-211.2 Debug register interfaces ....................................................................................... 11-411.3 AArch64 debug register summary ......................................................................... 11-611.4 AArch64 debug register descriptions ..................................................................... 11-811.5 AArch32 debug register summary ....................................................................... 11-1511.6 AArch32 debug register descriptions ................................................................... 11-1711.7 Memory-mapped register summary ..................................................................... 11-2111.8 Memory-mapped register descriptions ................................................................ 11-2511.9 Debug events ....................................................................................................... 11-3611.10 External debug interface ...................................................................................... 11-3711.11 ROM table ..........................................................................................

View more