bicmos circuit design
TRANSCRIPT
![Page 1: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/1.jpg)
BiCMOS Circuit Design
1. Introduction to BiCMOS
2. Process, Device, and Modeling
3. BiCMOS Digital Circuit Design
4. BiCMOS Analog Circuit Design
5. BiCMOS Subsystems and PracticalConsiderations
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-0
![Page 2: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/2.jpg)
Introduction to BiCMOS
BiCMOS Characteristics
Advantages of BiCMOS
Drawbacks of BiCMOS
BiCMOS Evolution
BiCMOS Technology
BiCMOS Applications
Summary
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-1
![Page 3: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/3.jpg)
BiCMOS Characteristics
Bipolar and MOS transistors arefabricated in a chip
Advantages of bipolar and CMOScircuits can be retained in BiCMOSchips
BiCMOS technology enables highperformance integrated circuits ICs but increases process complexity
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-2
![Page 4: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/4.jpg)
BiCMOS Characteristics (cont)
Delay and power
CMOS
ECL
BiCMOSDelay
Power
First BiCMOS circuit (An inverter)
proposed by Hung-Chung Lin in 1969
oVinVdd
P
N1
NN2
Q1
Q2
V0
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-3
![Page 5: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/5.jpg)
BJT & CMOS Advantages
CMOS over BJT
Power dissipation
Noisee margin
Packing density
Ability to integrate large and complex circuits and functions with high yield
Good switch
BJT over CMOS
Switching speed
Current drive per unit area
Noise performance no 1/f noise
Analog capability
I/O speed
High transconductance
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-4
![Page 6: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/6.jpg)
BiCMOS Circuit Advantages
Improved speed over CMOS
Lower power dissipation over BJT (Simplifiespacking and board requirements)
Flexible I/O (ECL, CMOS, or TTL)
High performance analog
Latchup immunity
High impedance input (FET)
High gain (BJT)
Low 1/f noise
>1 GHz toggle frequency
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-5
![Page 7: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/7.jpg)
BiCMOS Circuit Advantages (Cont.)
Low input offset voltage fordifferential pair
Zero offset analog switches
Gain-bandwidth product extended
Good voltage reference
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-6
![Page 8: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/8.jpg)
Drawbacks of BiCMOS
Add process complexity
higher cost
longer fabrication cycle time
BiCMOS process
Bipolar process+
Well+
Gate Oxide & Poly+
LDD
=BiCMOS process
CMOS process+
Buried layer & Epi+?
=
Technology choice: BiCMOS Market choice: not necessarily
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-7
![Page 9: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/9.jpg)
BiCMOS Evolution
> 1st generation (1969 - mid 1970s)1st publication in 1969 (by H.C. Lin)BiCMOS OPAMPs by RCA in the mid 1970s
> 2nd generation (1970s - mid 1980s)Smart power (major product):
high current (>20A)high voltage (>500V)
high voltage BiCMOS at StandfordBiDEFT (combined CMOS, bipolar, and high
voltage lateral DMOS transistor)Applications: display drivers, voltage regulators
> 3rd generation (mid 1980s - present)5V digital BiCMOS (major)Motivated by:
1. power dissipation constraints of BJT2. speed limitations of MOSFET3. repuirements for higher I/O throughputMajor players: Hitachi, Motorola, GE, NEC,
SGS, National, TIMajor products: memory, smart power, Ps µ
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-8
![Page 10: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/10.jpg)
Evolution of High Performance Digital MOSFET Related Technology
1970s NMOS dominates claimed that CMOS was too slow, too complex & too area intensive to be competitive
Major transition motivations (in spite of the above penalties)1. reduction in power dissipation2. process complexity penalty was negligible3. design techniques improve CMOS speed
1980s CMOS dominatesclaimed that BiCMOS required added process complexity
1990s CMOS & BiCMOS will share dominationBiCMOS could be the right choice
1. if greater performance was required2. as CMOS process complexity increased, the
percentage difference between CMOS and BiCMOS mask steps decreased
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-9
![Page 11: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/11.jpg)
BiCMOS Device Technology
Optimal device parameters are driven by circuitperformance
Three key circuit performance parametersa. speed b. power dissipationc. noise margin
Circuit parameters depend on device parameterswhile device parameters depend on process
parameters - device parameters:
e.g. saturation current, capacitance - process parameters: e.g. oxide thickness, channel length, bulk doing, basewidth, epitaxial layer profile,emitter width.
Technology challenges-optimization of impurity profiles between
bipolar and CMOS transistors
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-10
![Page 12: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/12.jpg)
BiCMOS Process Technology
Three groups 1. High performance(high speed) -receiving the most attention (e.g. short channel) 2. Low cost (only NPN) 3. Analog compatible -e.g. high voltage precision resistors and capacitors high performance PNPs
Comparison of process characteristics
H.Perf.Step CMOS BiCMOS low Cost Analog Bipolar
Masks 12 15 13 16 13
Etches 11 12 11 12 11
Epi Optional Required Optional Required Required
Furnace 16 19 16 19 16
Implant 8 12 9 13 7
Metal 2 2 2 2 2
Total 49 61 51 63 50
∗ Epitaxy is an expensive and defect added step.
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-11
![Page 13: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/13.jpg)
BiCMOS Applications
Mixed analog/digital systemsuse bipolar analog for high performanceuse CMOS digital for high-density and low-power
High density , high speed RAMsuse MOS cellsuse BiCMOS sense amps. and peripheral circuits
High performance microprocessor
Gate array
Flash A/D convertersuse bipolar comparators1. high speed2. low offset3. low poweruse CMOS encoding logic1. hgh density 2. low power
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-12
![Page 14: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/14.jpg)
SUMMARY
Advantages:
BiCMOS technology significantly enhancesspeed performance while incuring negligiblepower and area penalty
BiCMOS can provide applications with CMOS power and densities at speeds which were previously the exclusive domain of bipolar
Disadvantages:
The concept of a “system on a chip” becomesa reality with BiCMOS
Greater process complexity
Higher cost
1.25-1.4 times increase in die cost overconventional CMOS
Takin into account packaging and testingcosts, the total manufacturing costs ofsupplying a BiCMOS chip ranges from1.1-1.3 times that of CMOS
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-13
![Page 15: BiCMOS Circuit Design](https://reader036.vdocuments.net/reader036/viewer/2022082603/5467c30eaf795969338b591c/html5/thumbnails/15.jpg)
SUMMARY (Cont.)
Facts:
The extra cost incurred in developing aBiCMOS technology is more than offset bythe fact that the enhanced chip performanceobtained extends the usefulness of manufacturingequipment and clean rooms by at least onetechnology generation
For current BiCMOS technology(e.g. > 0.5 ),it will extend the conventional |5V|TTL andECL interfaces, thereby maintain the investment in 5V system
µm
From the above descriptions, one can see thatBiCMOS will have a significant impact on theIC industry
Tai-Haur Kuo, EE, NCKU, 1997 BiCMOS Circuit Design 1-14