board users manual xmc link-v1 r1.0 final

12
User's Manual R1.0 www.infineon.com 2015-12-11 UG_201512_PL30_004 XMC Link Based on SEGGER J-Link Technology About this document Scope and purpose This is the user’s manual for the XMCLink also called isolated debug probe, providing technical information and hints on how to use it. Intended audience This document is intended for anyone who wants to use the XMCLink. Table of contents About this document ............................................................................................................................................. 1 Table of contents ................................................................................................................................................... 1 1 Introduction ....................................................................................................................................... 2 1.1 Block diagram.......................................................................................................................................... 2 1.2 Getting started......................................................................................................................................... 3 2 Hardware description ........................................................................................................................ 4 2.1 Known limitation ..................................................................................................................................... 4 2.2 Debug connector ..................................................................................................................................... 4 2.2.1 Pinout of debug connectors .............................................................................................................. 5 2.3 Power supply ........................................................................................................................................... 6 2.4 Virtual COM Port (UART-to-USB Bridge) ................................................................................................. 6 3 Production data ................................................................................................................................. 7 3.1 Schematics .............................................................................................................................................. 7 3.1.1 Differences in hardware versions ...................................................................................................... 7 3.2 Components placement and geometry ................................................................................................. 9 3.3 List of material ......................................................................................................................................... 9 Revision history ................................................................................................................................................... 11

Upload: others

Post on 20-Apr-2022

4 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Board Users Manual XMC Link-V1 R1.0 final

User's Manual R1.0

www.infineon.com 2015-12-11

UG_201512_PL30_004

XMC™ Link

Based on SEGGER J-Link Technology

About this document

Scope and purpose

This is the user’s manual for the XMC™ Link also called isolated debug probe, providing technical information

and hints on how to use it.

Intended audience

This document is intended for anyone who wants to use the XMC™ Link.

Table of contents

About this document .............................................................................................................................................1

Table of contents ...................................................................................................................................................1

1 Introduction.......................................................................................................................................2

1.1 Block diagram..........................................................................................................................................2

1.2 Getting started.........................................................................................................................................3

2 Hardware description ........................................................................................................................4

2.1 Known limitation.....................................................................................................................................4

2.2 Debug connector.....................................................................................................................................4

2.2.1 Pinout of debug connectors ..............................................................................................................5

2.3 Power supply ...........................................................................................................................................6

2.4 Virtual COM Port (UART-to-USB Bridge) .................................................................................................6

3 Production data .................................................................................................................................7

3.1 Schematics ..............................................................................................................................................7

3.1.1 Differences in hardware versions ......................................................................................................7

3.2 Components placement and geometry .................................................................................................9

3.3 List of material.........................................................................................................................................9

Revision history ...................................................................................................................................................11

Page 2: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 2 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

1 Introduction

This document describes the features and hardware details of the XMC™ Link. XMC™ Link is an isolated debug

probe for all XMC™ microcontrollers.

The debug probe is based on SEGGER J-Link debug firmware, which enables use with DAVE™ and all major

third-party compiler/IDEs known from the wide ARM® ecosystem. Table 1 shows its specification.

Table 1 XMC™ Link specification

Supported Processor All Infineon Cortex®-M based XMC™ Microcontroller

Dimensions 62 x 33 mm (without cables plugged in)

Power PC side: 5 V via Micro-AB USB Connector

Target side: 2.5 V – 5 .5V via one of the debug connector (VDD)

Connectors • 10-pin Cortex® Debug Connector

• 8-pin XMC™ MCU Debug Connector

• Micro –AB USB Connector

Supported Protocols • Serial Wire Debug (SWD)

• Single Pin Debug (SPD)

• Serial Wire Viewer (SWV via SWO pin)

• JTAG

• UART-to-USB Bride, Virtual COM (VCOM)

Others • 1 kV functional isolation

1.1 Block diagram

The block diagram in Figure 1 shows the main components of the XMC™ Link and their interconnections. There

are following main building blocks:

• XMC4200 Microcontroller in a VQFN42 package

• Isolating Device

• 10-pin Cortex® Debug Connector

• 8-pin XMC™ MCU Debug Connector

• Micro-AB USB Connector

• 2 LEDs: Debug LED and Communication LED

• 12 MHz Crystal

Page 3: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 3 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

Figure 1 Block diagram of the XMC™ Link

1.2 Getting started

To operate the XMC™ Link the installation of the J-Link Driver is required.

1. Please download the latest version from https://www.segger.com/jlink-software.html and install it on your

PC/laptop.

Note: The J-Link driver is also part of the typical installation of DAVE™ and 3rd party tools supporting SEGGER J-

Link.

2. Connect XMC™ Link with your PC/laptop using the Micro USB cable.

3. A proper connection and installation of the J-Link driver is indicated by a constantly illuminated DEBUGLED.

4. Connect your XMC™ target board with XMC™ Link using one of the enclosed cables.

5. Select SEGGER J-Link as debugger in your preferred IDE e.g. DAVE™

6. Start the flash programming and debugging session

XMC4200Micro-

controllerUSBU0C1

U0C0

OCS

EVR

12 MHzCrystal

MicroUSB

USB

GPIO

10-pin Cortex™Debug Connector

IFX54441Voltage

Regulator

5V3.3V

XMC™ Link V1

BlockDiag.emf

DebugLED

COMLED

U1C0

JTAG

SWD

SPD

RX/TX

DIR

U1C1SWV

SPD

SWD

RX/TX

SPD

SWD

JTAG

SWV

RESET

2.5V -5.5V

8-pin XMC™ MCUDebug Connector

IsolatingDevice

CCU80

Page 4: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 4 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

2 Hardware description

The following chapters provide a detailed description of the hardware and how it can be used. The hardware is

depicted in Figure 2.

Figure 2 PCB of the XMC™ Link

2.1 Known limitation

XMC Link™ V1 has a minor known limitation which could occur only during programming the BMI of a XMC1000

device in ASC-BSL mode to another BMI mode. This limitation is solved in the PCB version V1.1. The versionnumber is printed on the bottom side of the PCB below the USB connector.

The limitation can be avoided if the XMC™ Link V1 is powered before the target XMC™ will be powered.

2.2 Debug connector

The XMC™ Link can be connected to the XMC™ target microcontroller by either of the debug connectors:

• 8-pin XMC™ MCU Debug Connector (2 x 4 pin, 0.1”, 2.54mm)

• 10-pin Cortex™ Debug Connector (2 x 5 pin, 0.05”, 1.27mm)

The 8-pin XMC™ MCU Debug Connector is mainly used for the XMC1000 applications. The 10-pin Cortex™ Debug

Connector can be used for all XMC™ families but is focusing on the XMC4000 family supporting Serial Wire

Viewer (SWV) via the SWO pin.

Page 5: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 5 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

The common debug protocol supported by both connectors is Serial Wire Debug (SWD). Figure 3 provides anoverview on all supported debug protocols and communication channels.

XMC1000 Family XMC4000 Family

8-pin XMC™ MCUDebug Connector

10-pin Cortex™Debug Connector

10-pin Cortex™Debug Connector

Serial Wire Debug(SWD)

Single Pin Debug(SPD)

Serial Wire Viewer(SWV/SWO)

Virtual COM Port(UART-to-USB Bridge)

JTAG

Figure 3 Supported debug protocols

2.2.1 Pinout of debug connectors

The pinout of both debug connectors and to which pins of the XMC™ the debugger must be connected can be

found in Table 2 and Table 3.

Table 2 Pinout of the 10-pin Cortex™ debug connector

Pin Function XMC1000 Connection (Pin name) XMC4000 Connection (Pin name)

1 VCC Power Supply 2.5 V – 5.5 V (VDD) Power Supply VDDP 3.3 V (VDDP)

2 SWIO/TMS Serial Wire Data (P0.14 | P1.3) Serial Wire Data, JTAG-TMS (TMS)

3 GND Ground (VSS) Ground (VSS)

4 SWCLK/TCK Serial Wire Clock (P0.15 | P1.2) Serial Wire Clock, JTAG-TCK (TCK)

5 GND Ground (VSS) Ground (VSS)

6 SWO/TDO Not connected Serial Wire Output, JTAG-TDO (P2.1) (optional)

7 KEY Not connected Not connected

8 TDI Not connected JTAG-TDI (P0.7)(optional)

9 GNDDetect Can be used to switch off an on-board debug probe (PORST# of OBD) (optional)

10 RESET# Not connected PORST# (mandatory)

Table 3 Pinout of the 8-pin XMC™ MCU debug connector

Pin Function XMC1000 Connection (Pin name)

1 SC Serial Wire Clock (P0.15 | P1.2)

2 SD Serial Wire Data (P0.14 | P1.3)

Page 6: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 6 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

Pin Function XMC1000 Connection (Pin name)

3 + Power supply 2.5 V – 5.5 V (VDD)

4 0 Ground (VSS)

5 0 Ground (VSS)

6 + Power supply 2.5 V – 5.5 V (VDD)

7 TX (PC-TX)) Transmissstion line of PC/laptop, receive line of XMC™ device (optional)

8 RX (PC-RX) Receive line of PC/laptop, transmission line of of XMC™ device (optional)

2.3 Power supply

XMC™ Link is powered from the Micro USB plug and typically draws about 70 mA. The on-board voltage

regulator IFX54441LDV33 generates the required 3.3 V for the XMC4200 microcontroller out of the 5 V USBvoltage. The debug probe is not designed to provide power for the target device.

The target application must power the isolated part of the debugger. The isolated side the XMC™ Link draws afew mA of current from the target application.

2.4 Virtual COM Port (UART-to-USB Bridge)

The 8-pin XMC™ MCU Debug Connector supports communication between a PC/laptop and target XMC™ device

via Virtual COM Port (UART-to-USB Bridge). Therefore UART pins of the target XMC™ device needs to beconnected to TX/RX pins of the debug connector (see Table 3).

Note: Take care of the UART cross connection: TX pin of debugger needs to be connected to RX pin of the

XMC device. RX pin of debugger needs to be connected to TX pin of the XMC device.

Page 7: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 7 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

3 Production data

This chapter covers schematics, board dimensions, component placement and the list of material.

3.1 Schematics

Figure 4 shows the schematics of XMC™ Link V1 in hardware version 1.1.

3.1.1 Differences in hardware versions

In hardware version 1.1 compared to hardware version v1.0 (V1) the pull-down resistor R20 was added to the TX

line. The version number is printed on the bottom side of the PCB below the USB connector.

Page 8: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 8 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

Figure 4 Schematic of the XMC™ Link V1 (Hardware Version 1.1)

XM

CB

ootK

it

Cort

ex

Debug

10nF

/0402

10nF

/0402

10uF/10V/0603 10uF/10V/0603

10uF/10V/0603 10uF/10V/0603

100nF

/0402

15pF/0402 15pF/0402

15pF/0402 15pF/0402

100nF

/0402

100nF

/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

4u7F/6.3V/0603 4u7F/6.3V/0603

10uF/10V/0603 10uF/10V/0603

10uF/10V/0603 10uF/10V/0603

100nF

/0402

100nF

/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

10uF/10V/0603 10uF/10V/0603

100nF/0402 100nF/0402

100nF/0402 100nF/0402

100nF/0402 100nF/0402

10uF/10V/0603 10uF/10V/0603 10uF/10V/0603 10uF/10V/0603

10uF/10V/0603 10uF/10V/0603

GND GND

GN

DG

ND

GND

GND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

D

GND

BLM

18P

G600

BLM

18P

G600

LED-GN/D/0603

LED-RT/D/0603

12M

HZ

/S/3

.2X

2.5

12M

HZ

/S/3

.2X

2.5

680R/0603

680R/0603

22R

/0402

22R

/0402

510R

/0402

510R

/0402

22R

/0402

22R

/0402

4k7/0402 10k/0402

1M/0402

100k/0402

100k/0402 100k/0402

100k/0402 100k/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

100R

/0402

no

ass.

/0R

/0603

no

ass.

/0R

/0603

10k/0402

10k/0402

VDDP

GN

DIS

O

VD

DP

VIS

O3.3

VIS

O3.3

VIS

O3.3

VIS

O3.3

VIS

O3.3

VIS

O3.3

GN

DIS

O

GN

DIS

O

GN

DIS

O

VISO5

GN

DIS

OG

ND

ISO

VDDP VDDP

VDDP

VDDP

VD

DP

VDDP

GN

DIS

O

VIS

O3.3

VIS

O3.3

VISO3.3

VIS

O3.3

VIS

O3.3

VISO5

VIS

O3.3

VIS

O3.3

VISO3.3 VISO3.3

GN

DIS

O

GN

DIS

OG

ND

ISO

GN

DIS

OG

ND

ISO

GN

DIS

OG

ND

ISO

GN

DIS

O

GN

DIS

OG

ND

ISO

IFX

54441LD

V33

XM

C4200_Q

FN

48

SI8

652B

B-B

-IS

1

74LV

C1G

126G

W

NL17S

Z07D

F

SI8

652B

B-B

-IS

1

ESD8V0L2B-03L ESD8V0L2B-03L

VD

DP

VD

DP

VD

DP

FT

S-1

05-0

1-L

-DV

TS

M-1

04-0

1-F

-DH

-AT

SM

-104-0

1-F

-DH

-A

ZX62-AB-5PA

no

ass

.A

DJ_1

AD

J_2

AD

J_3C

1C

1

C2 C2

C3 C3

C4

C5 C5

C6 C6

C7

C7

C8 C8

C9 C9

C10 C10

C11 C11

C12 C12

C13 C13

C14 C14

C15 C15

C16

C16

C17 C17

C18 C18

C19 C19

C20 C20

C21 C21

C22 C22

C23 C23 C24 C24

C25 C25

L1

L1

LED1

LED2

Q1

Q1

R1

R2

R3

R3

R4

R4

R5

R5

R6 R7

R8

R9

R10 R10

R11 R11

R12

R12

R13

R13

R14

R14

R15

R15

R16

R16

R17

R18

R19

R19

R20

R21

BY

P5

EN

7

EX

PE

XP

GN

D6

IN9*2

OU

T1*2

SE

NS

E/A

DJ

4

U1

EP

AD

EP

AD

HIB

_IO

_0

7

P0.0

2P

0.1

1P

0.2

48

P0.3

47

P0.4

46

P0.5

45

P0.6

44

P0.7

43

P0.8

42

P1.0

40

P1.1

39

P1.2

38

P1.3

37

P1.4

36

P1.5

35

P2.0

26

P2.1

25

P2.2

24

P2.3

23

P2.4

22

P2.5

21

P14.0

16

P14.3

15

P14.4

14

P14.5

13

P14.6

12

P14.7

11

P14.8

20

P14.9

19

PO

RS

T#

32

RT

C_X

TA

L_1

8

RT

C_X

TA

L_2

9

TC

K34

TM

S33

US

B_D

+4

US

B_D

-3

VA

GN

D17

VA

RE

F18

VB

AT

10

VD

DC

6V

DD

C1

31

VD

DP

5V

DD

P1

28

VD

DP

241

VS

S27

XT

AL1

29

XT

AL2

30

U2

A1

2

A2

3

A3

4

A4

5

A5

6

B1

15

B2

14

B3

13

B4

12

B5

11

EN

17

EN

210

GN

D1

8G

ND

29

VD

D1

1V

DD

216

U3

A2

GN

D3

OE

1V

CC

5

Y4

U4

A2

GN

D3

VC

C5

Y4

U5

A1

2

A2

3

A3

4

A4

5

A5

6

B1

15

B2

14

B3

13

B4

12

B5

11

EN

17

EN

210

GN

D1

8G

ND

29

VD

D1

1V

DD

216

U6

V21

23

V2

12

34

56

78

910

X1

X2

12

34

56

78

X2

1 2 3 4 5

X3C

1 2 3 4 5

X4

CO

M_LE

D#

CS

CS

DE

BU

G_LE

D#

ISO

_S

WIO

/TM

S*

ISO

_S

WIO

/TM

S*

OB

D_O

FF

#O

BD

_T

CK

OB

D_T

MS

PC

_R

X*

PC

_R

X*

PC

_T

X*

PC

_T

X*

RE

SE

T#

RE

SE

T#

RE

SE

T#*

RE

SE

T#*

RE

SE

T#_O

D

RE

SE

T#

_O

D

RX

RX

SW

CLK

/TC

K

SW

CLK

/TC

K

SW

CLK

/TC

K

SW

CLK

/TC

K*

SW

CLK

/TC

K*

SW

CLK

/TC

K*

SW

D_D

IR

SW

D_D

IR

SW

D_D

IR*

SW

D_D

IR*

SW

D_IN

SW

D_IN

SW

D_O

UT

SW

D_O

UT

SW

D_O

UT

*

SW

D_O

UT

*

SW

IO/T

MS

*

SW

IO/T

MS

*

SW

IO/T

MS

*

SW

O/T

DO

SW

O/T

DO

SW

O/T

DO

SW

O/T

DO

*

SW

O/T

DO

*

TD

I

TD

I

TD

I*

TD

I*

TX

TX

A B C D E

12

34

56

78

A B C D E

12

34

56

78

XM

C-L

ink

-V1

.1

02

.12

.20

15

12

:23

:57

1/1

Sh

ee

t:

LegalD

iscl

aim

er

The

info

rmation

giv

en

inth

isdocum

entshall

inno

eventbe

regard

ed

as

aguara

nte

eofconditio

ns

or

chara

cte

ristics.W

ith

respectto

any

exam

ple

sor

hin

tsgiv

en

here

in,any

typic

alvalu

es

sta

ted

here

inand/o

rany

info

rmation

regard

ing

the

applic

ation

ofth

edevic

e,In

fineon

Technolo

gie

shere

by

dis

cla

ims

any

and

all

warr

anties

and

liabili

ties

ofany

kin

d,in

clu

din

gw

ithoutlim

itation,w

arr

anties

ofnon-i

nfr

ingem

entofin

telle

ctu

alpro

pert

yri

ghts

ofany

thir

dpart

y.

US

B

Supply

Analo

g

Dig

ital

Hib

ern

ate

/RT

C

D1

D2

SC

LK

OU

T-P

1.1

DX

0B

-P1.4

SP

IS

lave

SW

D_O

UT

SW

CLK

/TC

KM

OS

IC

LK

_O

UT

MIS

O

CS

_IN

CLK

_IN

CS

_O

UT

SP

IM

ast

er

U0C

0

U0C

1

DO

UT

0-P

1.5

SE

LO

0-P

1.0

DX

2A

-P2.3

DX

1A

-P2.4

RX

TX

UA

RT

2R

XD

TX

DD

X0A

-P0.4

DO

UT

0-P

0.5

U1C

0

TX

_A

CT

IVE

#G

PIO

-P0.6

RE

SE

T#

GP

IO-P

0.3

DE

BU

G_LE

D#

DE

BU

G_LE

D#

GP

IO-P

0.2

TX

_E

NA

BLE

GP

IO-P

0.7

SW

DD

IRG

PIO

-P1.3

SW

D_D

IRS

WD

_IN

UA

RT

RX

DD

X0D

-P0.0

MIS

OD

OU

T0-P

2.5

CO

M_LE

D#

AU

X_LE

D#

GP

IO-P

0.1

UA

RT

SP

D

No

RE

SE

TP

inLeve

lShift

er

CO

MLE

D

SW

VJT

AG

ON

-BO

AR

DD

EB

UG

GE

R(O

BD

)a

nd

ISO

IF

CO

NT

RO

LG

PIO

s

De

bu

gC

on

ne

cto

rs

Po

we

r3

,3V

MO

SI

DX

0A

-P2.2

TD

IS

WO

/TD

O

U1C

1S

WV

RE

SE

T#

Config

ure

Debugger

RE

SE

T#

sig

nala

tP

0.3

as

open-d

rain

outp

ut.

Page 9: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 9 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

3.2 Components placement and geometry

Figure 5 shows the board dimensions and the placement of components on the PCB.

Figure 5 Components placement and geometry

3.3 List of material

The list of material is valid for the XMC™ Link V1 in hardware version 1.1.

Table 4 List of material

Value Device Qty Reference Designator

15pF 50V 10% 0402 Capacitor COG 2 C5, C6

10uF 10V 20% 0603 Capacitor X5R 8

C2, C3, C14, C15, C19, C23, C24,

C25

100nF 16V 10% 0402 Capacitor X7R 13

C4, C7, C8, C9, C10, C11, C12,

C16, C17, C18, C20, C21, C22

10nF 16V 10% 0402 Capacitor X7R 1 C1

4u7F 6.3V +-10% 0603 Capacitor X7R 1 C13

ZX62-AB-5PA Connector Micro USB AB SMD Hirose 1 X3

12MHz 3.2x2.5 Crystal 12MHz 4Pad NX3225SA NDK 1 Q1

ESD8V0L2B-03L TSLP-3-1 Diode Protection Infineon 1 V2

BLM18PG600SN1D 0603 Ferrite Bead 60R 500mA Murata 1 L1

SI8652BB-B-IS1 NB-SOIC-16 Isolation IC 2 U3, U6

LSQ971-Z LED-GN 0603 LED SMD gn 1 LED1

LSQ976-Z LED-RT 0603 LED SMD rt 1 LED2

74LVC1G126GW TSSOP5 Line Driver 1 U4

60mm

30m

m

ADJ_1ADJ_1

ADJ_2ADJ_2

ADJ_3ADJ_3

C1C1

C2

C2

C3C3

C4C4

C5

C5

C6

C6

C7

C7

C8C8

C9C9

C10C10 C11

C11

C12C12

C13

C13

C14C14

C15C15

C16C16

C17C17

C18

C18

C19

C19

C20C20

C21

C21

C22

C22

C23C23

C24C24

C25

C25

L1

L1

LE

D1

LE

D1

LE

D2

LE

D2

Q1

Q1

R1

R1

R2R2

R3R3

R4

R4

R5R5

R6

R6

R7R7

R8

R8

R9

R9

R10R10

R11

R11

R12R12

R13R13

R14R14

R15

R15

R16

R16

R17R17

R18R18

R19

R19

R20R20

R21R21

U1

U1

U2

U2

U3

U3

U4

U4

U5

U5

U6

U6

V2

V2

X1

X1

X2X2

X3

X3

X4X4

Page 10: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 10 R1.0

2015-12-11

Table of contents

XMC™ LinkBased on SEGGER J-Link Technology

Value Device Qty Reference Designator

SN74LVC1G07 SC70-5 Line Driver 1 U5

XMC4200-Q48K256 QFN48 Microcontroller XMC4200 Infineon 1 U2

FTS-105-01-L-DV 2x5pin

0.05" Pin Header SMD Samtec 1

X1

TSM-104-01-F-DH-A 2x4pin

0.1" Pin Header SMD Samtec 1X2

no ass. 1x5pin 0.1" Pin Header THT 1 X4

100R 1% 0402 Resistor 7 R12, R13, R14, R15, R16, R17, R18

100k 1% 0402 Resistor 3 R9, R10, R11

10k 1% 0402 Resistor 3 R7, R20, R21

1M 1% 0603 Resistor 1 R8

22R 1% 0402 Resistor 2 R3, R5

4k7 1% 0402 Resistor 1 R6

510R 1% 0402 Resistor 1 R4

680R 1% 0603 Resistor 2 R1, R2

no ass. 0R 0603 Resistor 1 R19

IFX54441LDV33 PG-TSON-10 Voltage Regulator 3.3 V Infineon 1 U1

Page 11: Board Users Manual XMC Link-V1 R1.0 final

User's Manual 11 R1.0

2015-12-11

Revision history

XMC™ LinkBased on SEGGER J-Link Technology

Revision history

Major changes since the last revision

Page or reference Description of change

Page 12: Board Users Manual XMC Link-V1 R1.0 final

Trademarks of Infineon Technologies AGµHVIC™, µIPM™, µPFC™, AU-ConvertIR™, AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, CoolDP™, CoolGaN™, COOLiR™, CoolMOS™, CoolSET™, CoolSiC™,DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GaNpowIR™,HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™,OptiMOS™, ORIGA™, PowIRaudio™, PowIRStage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™,SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™

Trademarks updated November 2015

Other TrademarksAll referenced product or service names and trademarks are the property of their respective owners.

Edition 2015-12-11

UG_201512_PL30_004

Published by

Infineon Technologies AG

81726 Munich, Germany

© 2016 Infineon Technologies AG.

All Rights Reserved.

Do you have a question about thisdocument?

Email: [email protected]

Document reference

IMPORTANT NOTICEThe information contained in this application noteis given as a hint for the implementation of theproduct only and shall in no event be regarded as adescription or warranty of a certain functionality,condition or quality of the product. Beforeimplementation of the product, the recipient of thisapplication note must verify any function and othertechnical information given herein in the realapplication. Infineon Technologies herebydisclaims any and all warranties and liabilities ofany kind (including without limitation warranties ofnon-infringement of intellectual property rights ofany third party) with respect to any and allinformation given in this application note.

The data contained in this document is exclusivelyintended for technically trained staff. It is theresponsibility of customer’s technical departmentsto evaluate the suitability of the product for theintended application and the completeness of theproduct information given in this document withrespect to such application.

For further information on the product, technology,delivery terms and conditions and prices pleasecontact your nearest Infineon Technologies office(www.infineon.com).

WARNINGSDue to technical requirements products maycontain dangerous substances. For information onthe types in question please contact your nearestInfineon Technologies office.

Except as otherwise explicitly approved by InfineonTechnologies in a written document signed byauthorized representatives of InfineonTechnologies, Infineon Technologies’ products maynot be used in any applications where a failure ofthe product or any consequences of the use thereofcan reasonably be expected to result in personalinjury.