building a decision engine for neutron/ g measurements

9
ng a Decision Engine for Neutron/g Measureme FIeld-Programmable Detection

Upload: crete

Post on 22-Jan-2016

39 views

Category:

Documents


0 download

DESCRIPTION

Building a Decision Engine for Neutron/ g Measurements. FI eld -Programmable D etection. Flash ADC based, FPGA firmware readout. Digital Pulse Processing (DPP) for Pulse Heights (PHA). 100/250 MHz, 12 bit. Digital Pulse Processing (DPP) for Charge Integration (CI). - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: Building a Decision Engine for  Neutron/ g Measurements

Building a Decision Engine for Neutron/g Measurements

FIeld-Programmable Detection

Page 2: Building a Decision Engine for  Neutron/ g Measurements

Flash ADC based, FPGA firmware readout

Page 3: Building a Decision Engine for  Neutron/ g Measurements

Digital Pulse Processing (DPP) for Pulse Heights (PHA)

100/250 MHz, 12 bit

Page 4: Building a Decision Engine for  Neutron/ g Measurements

Digital Pulse Processing (DPP) for Charge Integration (CI)

Page 5: Building a Decision Engine for  Neutron/ g Measurements

Digital Pulse Processing (DPP) for Pulse Heights (PHA)

Page 6: Building a Decision Engine for  Neutron/ g Measurements

Digital Pulse Processing (DPP) for Charge Integration (CI)

Page 7: Building a Decision Engine for  Neutron/ g Measurements

The traditional system

Neutron PSD Logic

Digitization

AcquisitionAnalysis

Page 8: Building a Decision Engine for  Neutron/ g Measurements

The FPGA based System

Field Programmable Gated Array

Neutron PSD, ToF, Digitization, Analysis, List Output, DECISION

Page 9: Building a Decision Engine for  Neutron/ g Measurements

The FPGA SystemField Programmable Gated Array

Advantages• Cost ! Conventional System

$2.5k per channel, FIND $0.5k per channel

• No overhead on scaling system up

• Much fewer electronic models• Reduced Data Size• Field Configurable• Commercial solution and

partnership (CAEN)

Initial Tests• Proved neutron PSD• Time-of-Flight• PH HPGe (same resolution)• Rates (100% Live Time)• FPGA Logic