design and implementation of usart using vhdl
TRANSCRIPT
![Page 1: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/1.jpg)
DESIGN AND IMPLEMENTATION OF USART USING VHDL
![Page 2: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/2.jpg)
USART FUNCTION •U
niversal Synchronous Asynchronous Receiver Transmitter
•u
sed to send and receive small packets over a serial line– full or half duplex
• typically asynchronously• 5 – 9 bits of data• 2 or 3 framing bits
– start bit– 1 or 2 stop bits
• 0 or 1 parity bits
![Page 3: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/3.jpg)
MAIN FUNCTIONS
Universal Synchronous Asynchronous Receiver
Transmitter:
•can be synchronous or asynchronous
•can receive and transmit
•Full duplex asynchronous operation
Most common use:
•RS-232 communications to a PC serial port
![Page 4: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/4.jpg)
DATA FORMAT
M
ust be agreed on by sender and receiver before any exchanges can be
made
s
top bit (1 to 0 transition)
5
– 9 data bits
0
or 1 parity bits (odd or even parity)
1
or 2 stop bits (logic 0)
![Page 5: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/5.jpg)
![Page 6: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/6.jpg)
![Page 7: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/7.jpg)
SCHEMATIC OF TRANMITTER
![Page 8: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/8.jpg)
SENDING DATAR
emember synchronization is on a character by character basis
c
heck status
l
oad data register
s
tart transmit
w
ait for transmission complete status or for interrupt
r
epeat
![Page 9: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/9.jpg)
RECEIVING DATA
p
oll status register for data ready or wait for interrupt
r
ead data (save it)
r
epeat
![Page 10: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/10.jpg)
![Page 11: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/11.jpg)
SCHEMATIC OF RECEIVER
![Page 12: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/12.jpg)
PROGRAMMING MODEL
D
ata input register
D
ata output register
C
ontrol register• speed, data bits, parity, stop bits, start, stop
![Page 13: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/13.jpg)
BAUD RATE GENERATOR
![Page 14: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/14.jpg)
BAUD RATE GENERATOR
T
his module is designed to generate a square clock
irrespective of the divisor value .
I
n synchronous mode of communication ,this clock is
transmitted along with the data.
![Page 15: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/15.jpg)
SIMULATION RESULTSTRANSMITTER
![Page 16: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/16.jpg)
RECEIVER
Receiver
![Page 17: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/17.jpg)
CONCLUSION
T
his design uses VHDL as design language to achieve the
modules of UART.
T
he results are stable and relaible.
T
he design has great flexibility,high integration with some
reference value.
![Page 18: Design and Implementation of USART Using VHDL](https://reader033.vdocuments.net/reader033/viewer/2022061518/55369bfc5503465a698b4a2e/html5/thumbnails/18.jpg)
FUTURE SCOPE
W
e can implement this project for the designing of
USARTS for system on chip devices.