differential amplifiers: second stage dr. paul hasler
TRANSCRIPT
![Page 1: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/1.jpg)
Differential Amplifiers: Second Stage
Dr. Paul Hasler
![Page 2: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/2.jpg)
Differential Transistor Pairs
MOSFET Diff-Pair BJT Diff-Pair
The bottom transistor (the one with Ibias) sets the total current
The upper two transistors compete for a fraction of this current
![Page 3: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/3.jpg)
BJT Differential Pair Analysis
![Page 4: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/4.jpg)
Analysis of Diff-Pair
Source of Common-Mode Gain
![Page 5: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/5.jpg)
Differential Pair Currents
-0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.40
0.5
1
1.5
2
2.5
3
Differential input voltage (V)
Outp
ut
curr
ent (n
A)
Iout+Iout
-
![Page 6: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/6.jpg)
Above VT MOSFET Large-Signal
![Page 7: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/7.jpg)
Above VT MOSFET Large-Signal
vID vGS1 vGS2
2iD1
1/2
2iD2
1/2
ISS iD1 iD2
Start with 2 equations
![Page 8: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/8.jpg)
Above VT MOSFET Large-Signal
vID vGS1 vGS2
2iD1
1/2
2iD2
1/2
ISS iD1 iD2
Start with 2 equations
![Page 9: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/9.jpg)
Above VT MOSFET Large-Signal
iD1 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2
iD2 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2vID vGS1 vGS2
2iD1
1/2
2iD2
1/2
ISS iD1 iD2
Start with 2 equations
![Page 10: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/10.jpg)
Above VT MOSFET Large-Signal
iD1 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2
iD2 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2vID vGS1 vGS2
2iD1
1/2
2iD2
1/2
ISS iD1 iD2
Start with 2 equations
gm iD1/vID(VID 0) (ISS/4)1/2
K'1ISSW1
4L1
1/2
![Page 11: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/11.jpg)
Above VT MOSFET Large-Signal
iD1 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2
iD2 ISS2
ISS2
v2
ID
ISS
2v4ID
4I2SS
1/2vID vGS1 vGS2
2iD1
1/2
2iD2
1/2
ISS iD1 iD2
Start with 2 equations
gm iD1/vID(VID 0) (ISS/4)1/2
K'1ISSW1
4L1
1/2
![Page 12: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/12.jpg)
![Page 13: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/13.jpg)
Gain Changes with Bias Current
![Page 14: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/14.jpg)
Common-Mode Input Range
Maximum: Q1 in Forward-active Minimum: Q3 in Forward-active
![Page 15: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/15.jpg)
MOS Common-Mode Input Range
Maximum: M1 in Saturation Minimum: M3 in Saturation
vic(max) = VDD - 0.5ISSRD -vDS1(sat)+VGS1
= VDD - 0.5ISSRD + VT1
vic(min) = VSS+vDS3(sat)+VGS1
![Page 16: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/16.jpg)
Micro-Surgery
![Page 17: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/17.jpg)
Small Signal: BJT Diff-Pair
![Page 18: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/18.jpg)
Common-Mode Circuit
![Page 19: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/19.jpg)
Common-Mode Circuit
An emitter-degenerated amplifier
Gain ~ - Rc / (2 REE)
![Page 20: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/20.jpg)
MOS Common-Mode Circuit
![Page 21: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/21.jpg)
MOS Common-Mode Circuit
An emitter-degenerated amplifier
Gain ~ - RD / (2 Rss)
![Page 22: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/22.jpg)
Differential-Mode Gain
![Page 23: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/23.jpg)
Differential-Mode Gain
Gain = - gm Rc CMRR ~ - 2 gm RE
~ - 2 (IEE/ 2 UT) RE
![Page 24: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/24.jpg)
MOS Differential Mode Circuit
![Page 25: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/25.jpg)
MOS Differential Mode Circuit
Gain = - gm RD CMRR ~ - gm Rss
~ - (Iss/ ( Vgs - VT) ) Rss
![Page 26: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/26.jpg)
Mismatch in Transistor Circuits
Outline
The general approach to analyzing mismatches
Input voltage and current offsets of BJT differential amplifiers
Input voltage offsets of MOS differential amplifiers
Objective
The objective of this presentation is:
1.) Illustrate the method of analyzing mismatches
2.) Analyze the input current and voltage offsets for differential amplifiers
![Page 27: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/27.jpg)
BJT Mismatch Modeling
![Page 28: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/28.jpg)
Mismatch Modeling in MOS
![Page 29: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/29.jpg)
BJT Mismatch Modeling
![Page 30: Differential Amplifiers: Second Stage Dr. Paul Hasler](https://reader033.vdocuments.net/reader033/viewer/2022061602/56649dba5503460f94aab52d/html5/thumbnails/30.jpg)
Differential Amplifiers II
• Review of Basic Differential Pairs
• Above Threshold Differential Amplifiers
• Small-Signal Analysis: Differential and Common mode circuits
• Modeling of Mismatch