International Journal of Distributed Sensor Networks, 4: 213–222, 2008
Copyright � Taylor & Francis Group, LLC
ISSN: 1550-1329 print / 1550-1477 online
DOI: 10.1080/15501320802001259
An Adaptive Body-Bias Generator for Low VoltageCMOS VLSI Circuits
ASHOK SRIVASTAVA and CHUANG ZHANG
Department of Electrical and Computer Engineering, Louisiana State
University, Baton Rouge, USA
A CMOS body-bias generating circuit has been designed for generating adaptivebody-biases for MOSFETs in CMOS circuits for low voltage operation. The circuitcompares the frequency of an internal ring oscillator with an external reference clock.When the reference clock is ‘‘high,’’ a forward body-bias is generated. When thereference clock is ‘‘low,’’ a reverse body-bias is generated. The forward body bias islimited to no more than 0.4 V to avoid CMOS latchup. The reverse body bias is limitedto 0.4 V and is very effective in suppressing the subthreshold current. The frequencyadaptive body-bias generator circuit has been implemented in standard 1.5 mm n-wellCMOS technology and simulated using SPICE. Excellent agreement is obtainedbetween the simulated output characteristics and the corresponding experimentallymeasured behavior. It is also demonstrated that up to 90% leakage current in CMOScircuits can be reduced by applying the adaptive bias generator to lower thresholdvoltage CMOS circuits. The design is simple and can be embedded in low powerCMOS designs such as the physical nodes of wireless sensor networks.
Keywords Body-Bias; Ring Oscillator; Adaptive Bias; Low Power CMOS; Analog/Mixed-Signal CMOS; Physical Nodes
1. Introduction
Recently the substrate (body) of a MOSFET has been the subject of intensive research
since body-biasing conditions benefit the CMOS chip design for low power applications
[1–3]. The method can be applied in the designing of energy efficient physical nodes in
wireless sensor networks [4]. Varying body-bias is a key method to vary the threshold
voltage of a MOSFET. From the physics of MOS devices, forward body-bias is known to
lower the threshold voltage of a MOSFET. The supply voltage can be reduced or the
operational frequency can be increased without scarifying the system performance.
However, the forward body-bias increases the leakage current which contributes signifi-
cantly to power dissipation in high density chips. With the current trend of scaled down
CMOS technology, therefore, reduction of the leakage current in a MOSFET has become
an important issue. A few approaches have been reported to reduce the leakage current in
a MOSFET [3, 5] including the multi-threshold voltage process [5, 6]. Low threshold
MOSFETs are used in critical paths of a CMOS circuit design and in non-critical paths,
high threshold MOSFETs are used. Assaderaghi et al. [3] have proposed a dynamic
threshold MOSFET in which the body terminal is tied to the gate so that MOSFETs are
Address correspondence to Dr. Ashok Srivastava, Professor Department of Electrical andComputer Engineering, Louisiana State University, Baton Rouge, LA 70803-5901. Phone: (225)578-5622; Fax: (225) 578-5200. E-mail: [email protected]
213
forward body-biased when the transistor is ‘‘on’’ and reverse biased when the transistor is
‘‘off’’. In the reverse body-bias condition, the threshold voltage is increased, thus leakage
current is reduced.
However, the multi-threshold voltage process is not a cost-effective process. On the
other hand, dynamic threshold MOSFETs are limited to ultra-low voltage operation since
forward body-bias above 0.4 V may turn on the P-N junction between the source and the
substrate and may cause CMOS latchup [1]. In this work, a simple adaptive body-bias
technique is proposed. When high performance is not needed, the reduction of leakage
current is achieved by switching the body-bias from a forward-bias to a reverse-bias
condition, adaptively.
2. Body-bias Technique
A forward body-biased MOSFET [7] can be operated at a lower voltage or higher
operational frequency, which is described from the following threshold voltage equation
of an n-channel MOSFET,
VT ;N ¼ VT ;N0 þ �ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi2�F þ VSBj j
p�
ffiffiffiffiffiffiffiffiffiffiffi2�Fj j
p� �(1)
where VT, N0 is zero bias threshold voltage, g is body effect factor, VSB is source to
substrate voltage, and fF = – (EF-Ei)/q is Fermi potential. Here, q is the magnitude of an
electron charge and EF and Ei are respectively the values of Fermi energy in the substrate
and in intrinsic material. In an n-channel device, 2fF � 0.7 V and g � 1 V1/2. Normally,
VSB � 0, resulting in VT, N � VT, N0. With forward substrate bias (VSB � 0), VT, N is less
than VT, N0. Thus, a MOSFET can be designed to operate at a reduced voltage or higher
frequency. There is a limit to the amount of VSB, which can be applied due to CMOS
latchup. In an earlier work, it has been reported that if the source to substrate junction
forward voltage is less than 0.4 V, it will not cause latchup of CMOS circuits [1]. Figure 1(a)
shows the latchup current versus forward bias voltage. The latchup current is relatively low
when forward biased source-substrate is below 0.4 V. Figure 1(b) shows the reduction in
threshold voltage with increasing forward body bias in a p-MOSFET.
0
50
100
150
200
250
(a) (b)
0 0.1 0.2 0.3 0.4 0.5 0.6
VBIAS (V)
Latc
hup
curr
ent (
nA)
0.4
0.5
0.6
VT, p
-MO
SF
ET
(V
)
CalculatedMeasured
0 0.1 0.2 0.3 0.4 0.5
VBS (V)
Figure 1. a) Latchup current versus forward body-bias in an n-MOSFET, b) Threshold voltage
variation versus forward body-bias in a p-MOSFET.
214 A. Srivastava and C. Zhang
By reducing the threshold voltage, the leakage current increases and static power
dissipation increases which needs to be reduced. The leakage current can be controlled
adaptively by switching to a reverse body-bias condition when a system is not required to
run for its maximum performance. The adaptive body-bias generator circuit is described
in the following section.
3. A CMOS Adaptive Body-Bias Generator Circuit Design
Figure 2 shows the block diagram of an adaptive body-bias generator. A reference clock
signal is needed to represent the system frequency. When the frequency of the reference
clock is set ‘‘high,’’ a forward body-bias is preferred. When the frequency of the
reference clock is set ‘‘low,’’ a reverse body-bias is preferred. Adaptive body-bias
generator is designed in such a way that it can generate body-biases depending on
operating conditions.
In Fig. 2, the ring oscillator generates a clock signal. The 3-bit counter counts when
the reference clock goes low (‘‘0’’). When the reference clock goes high (‘‘1’’), data of
the counters are stored in a 3-bit positive-edge triggered D-flip flop and then the counter
is reset to zero. The ring oscillator can be designed in such a way so that the counter
initially counts 3 pulses with the reference clock, fo and Vbias,3 is selected through a 8-to-
1 multiplexer where Vbias,3 is a zero-biased body voltage. There are 8 levels of body-
biases, Vbias,0 to Vbias,7 and can be selected depending on the output of the D-flip flop.
The 8-level binary body-biases, Vbias,0 to Vbias,7 vary from a forward body-bias of +0.3 V
to a reverse body-bias of �0.4 V with a decrement of 0.1 V.
Initially zero body-bias, Vbias,3 is selected. With the increasing operational
frequency which is given by the reference clock, the counter counts less number of
pulses and Vbias,2 to Vbias,0 may be selected. With decreasing operational frequency
of the reference clock, the counter counts more number of pulses and Vbias,4 to Vbias,7
may be selected to provide a reverse body-bias for lowering the leakage current.
Table 1 shows the truth table of an 8-to-1 multiplexer which generates body-bias for
p-MOSFETs.
Figure 3 shows an operational timing diagram of the adaptive body-bias generator
circuit of Fig. 2. The clear signal has a time delay to ensure D-flip flop samples
counter’s outputs before counter is cleared. The 3-bit counter is designed to count
000 to 111 and will keep 111 before being reset to zero. A regular 3-bit counter shown
3-bitD flipflop
Reference_Clock
reset
3-bitripple
counter
8-to-1multi-plexer
Vbias,0 – Vbias,7(External)
adaptive body-bias
VDD
'1''0'
Figure 2. Block diagram of an adaptive body-bias generator. Note: VDD = 3.0 V and VSS = 0.0 V.
CMOS Body-Bias Generating Circuit 215
Table 1
Truth Table of a 8-to-1 Multiplexer
Output of 3-bit
D flip flop
Output of
multiplexer Vbias Vbias
000 Vbias,0 0.3V
001 Vbias,1 0.2V
010 Vbias,2 0.1V
011 Vbias,3 0V
100 Vbias,4 �0.1V
101 Vbias,5 �0.2V
110 Vbias,6 �0.3V
111 Vbias,7 �0.4 V
Note: Positive Vbias is a forward body-bias and negative Vbias is a reverse body-bias.
Vout of ring oscillator
Reference_Clock
Clear signal
Start
Sampling
Clear counter
Counting
1
1
1
0
0
0tdelay
Figure 3. Operational timing diagram of the adaptive body-bias generator.
Vout of ring oscillator
3-bitVout"0"
Reset
3-bitcounter
2-to-1MUX
Select signal
000
001
010
011
100
101
110
111
Figure 4. Logic diagram of a 3-bit counter design.
216 A. Srivastava and C. Zhang
in Fig. 2 has been modified as shown in Fig. 4 to perform the counting function in
Fig. 3. The counter in Fig. 4 counts from 000 to 111. Before the output reaches 111, the
select signal remains high (‘‘1’’). Vout from the ring oscillator is selected to trigger the
counter. When 3-bit output Vout, is 111, the select signal is low (‘‘0’’). No clock
triggers the counter since the clock output from 2-to-1 MUX is ‘‘0’’ and 3-bit Vout
remains at 111.
Figure 5 shows the measured adaptive body-bias versus reference clock frequency of
a p-MOSFET. The 8-level body-bias varies from �0.3 V to +0.4 V with 0.1 V increment.
In the design, initially the counter counts 3 with fo of 270 kHz.
4. Reduction of Leakage Current
A number of simple inverters with varying threshold voltages are used to simulate the
leakage current. The body-bias output from the circuit of Fig. 2 has been applied to a
p-MOSFET in Fig. 6 for illustration in the leakage current reduction. In the present work,
the body-bias could be applied to a p-MOSFET only because the single n-well process
does not allow forward-body bias to be applied to n-MOSFETs.
Figure 7 shows the leakage current reduction by providing a reverse body-bias of 0.4
V to the p-MOSFET of the inverter with n-MOSFET W/L ratio of 2.4/1.6 and p-
MOSFET W/L ratio of 4.8/1.6. The solid line shows the leakage current with a zero
body-bias and the dotted line shows the leakage current with a reverse body-bias of 0.4 V.
The leakage current increases with decrease in threshold voltage and the increase is
–0.4
–0.2
0
0.2
0.4
128 178 270 810
Frequency (kHz )
Vbi
as, (
V)
Figure 5. Body-bias of a p-MOSFET versus reference clock when initially counter counts 3.
Note: Vbias,3 = 0V.
CMOS Body-Bias Generating Circuit 217
significant for lower threshold voltages. Notable is the increase in leakage current below
0.4 V without body-bias. However, the reverse body-bias is very effective in reducing the
leakage current in lower threshold voltages below 0.4 V. It is shown that the adaptive
body-bias method is very effective in leakage current reduction in low threshold voltage
CMOS circuits.
5. Experimental Results
Figure 8 shows the layout of an adaptive body-bias generator CMOS circuit. The layout
area is 1.5 mm · 1.5 mm in standard 1.5 mm CMOS process. The microphotograph of
the fabricated chip is shown in Fig. 9. Figure 10 shows the output waveform of the 3-bit
counter and reference clock. In Fig. 10, the least significant bit (LSB) of counter is
observed. The counter starts counting when the reference clock is low, (‘‘0’’) and stops
counting when reference clock goes high, (‘‘1’’). In Fig. 10, the counter counts 4.
1
10
100
1000
10000
0.2 0.4 0.6 0.8VTo (V)
I Lea
k, (
pA)
Without body-bias
With reverse body-bias (–0.4 V)
Figure 7. SPICE simulated leakage current versus initial zero-biased threshold voltage. Note: Solid
line represents the leakage current without the reverse body-bias. The dotted line represents the
leakage current with the reverse-body bias. VT0 is a zero-bias threshold voltage.
VDD (3 V)
from the output of Fig. 2
Vout
Figure 6. A simple inverter to illustrate leakage current reduction. W/L of a unit size n-MOSFET =2.4/1.6 and p-MOSFET = 4.8/1.6.
218 A. Srivastava and C. Zhang
Table 2 shows the truth table of LSB of the 3-bit counter. The 3-bit outputs of counter
are then transferred to D-flip flops to select a proper body-bias through the multiplexer.
6. Conclusion
A frequency adaptive body-bias generator CMOS circuit has been designed, which
generates varying body-biases to MOSFETs depending upon the operational fre-
quency. The design is based on frequency comparison of an external reference clock
and a pre-designed ring oscillator. Notable reduction in leakage current can be
obtained for low threshold MOSFETs. The leakage current is reduced 90% in low
threshold MOSFET circuits. The adaptive body-bias generator circuit occupies an area
of 1.5 mm · 1.5 mm in standard 1.5 mm n-well CMOS process. The design is verified
experimentally. The method can lower the leakage current in the CMOS chip when the
circuit is not operating at its maximum performance. The presented method is simple
and can be embedded in a CMOS system design for low voltage operation such as the
physical nodes in wireless sensor networks. In the present design, range of Vbias,0 to
Vbias,7 is external to the 8-to-1 multiplexer part of the circuit of the adaptive body-bias
generator.
Figure 8. Layout of an adaptive body-bias generator CMOS circuit.
CMOS Body-Bias Generating Circuit 219
LSB of counter
Sampling & clear
Sampling& clear
Counting Counting
Figure 10. Measured waveforms of the least significant bit of the counter and the reference
clock. Scale: X-axis: 1ms/div., Y-axis: 1 V/div.
Figure 9. Microphotograph of an adaptive body-bias generator CMOS circuit of Fig. 8.
220 A. Srivastava and C. Zhang
About the Authors
Ashok Srivastava received B.Sc., B.Sc. (Hons.) and M.Sc. (Physics) degrees with specia-
lization in advanced electronics from the University of Lucknow, India, in 1968, 1969, and
1970, respectively. He obtained M. Tech. and Ph.D. degrees in Solid State Physics, and
Semiconductor Electronics area from the Indian Institute of Technology, Delhi, India in
1970 and 1975, respectively. He joined the Electrical & Computer Engineering at the
Louisiana State University in Baton Rouge in 1990 as an Associate Professor. Currently, he
is a full Professor. He has previously served as a Scientist at the Central Electronics
Engineering Research Institute, Pilani, India (1975–84), and was on the faculty of Birla
Institute of Technology and Science, Pilani, India (1975); North Carolina State University,
Raleigh (1985–86); State University of New York, New Paltz (1986–90); University of
Cincinnati, Cincinnati and as a UNESCO Fellow (1979); as a Visiting Scientist and
UNESCO Fellow at the University of Arizona, Tucson (1979–80). During summer 1996
he was the AFOSR Faculty Fellow at Kirtland Air Force Base, New Mexico and in summer
2004 he was the NASA Faculty Fellow at Jet Propulsion Laboratory, California Institute of
Technology, Pasadena. He is the author of about 100 technical papers, including conference
proceedings and a book chapter. He has graduated 32 students who are employed by VLSI
chip design and manufacturing companies. He has many professional presentations includ-
ing invited talks. He is reviewer of several international journal papers and books and has
served on national review panels and program committees of several international confer-
ences. He is a senior member of IEEE, Electron Devices, Circuits and Systems, and Solid-
State Circuits Societies, and member of SPIE and ASEE. His research interests are: Low
Power VLSI Circuit Design and Testability (Digital, Analog and Mixed-Signal); VLSI
Design for Wireless Communications; Nanoelectronics (Quantum Electronic Devices and
Integrated Circuits); RF MEMS/NEMS and Integrated Circuits; Smart Sensors and CMOS-
MEMS/NEMS Microsystems; Semiconductor Device Modeling; Radiation-Hardened
Integrated Circuits; and Low Temperature Electronics.
Chuang Zhang received the B.S. degree in Physics from Tsinghua University, China,
in 1997. He received the M.S. degree in Materials Science from the University of Southern
California, Los Angeles and the Ph.D. degree from Louisiana State University, Baton
Rouge, in 1999 and 2005, respectively. He was a design engineer in Micron Technology,
Table 2
Truth Table of a 3-bit Counter
Most significant
bit (MSB) Second bit
Least significant
bit (LSB) (observed
in Fig. 10)
0 0 0
0 0 1
0 1 0
0 0 1
1 0 0
1 0 1
1 1 0
1 1 1
CMOS Body-Bias Generating Circuit 221
Allen, TX during 2004–2007. He has been a staff analog designer in Agere Systems,
Mendota Heights, MN since April, 2007. His research interests include GHz analog IC
design, SiGe BiCMOS IC design, and complex analog signal processing chip.
References
1. A. Srivastava and D. Govindarajan, ‘‘A fast ALU design in CMOS for low voltage operation,’’ J.
VLSI Design, 14 (4), pp. 315–327, 2002.
2. C. Zhang, A. Srivastava and P. K. Ajmera, ‘‘A 0.8 V ultra-low power CMOS operational
amplifier design,’’ In Proc. 45th IEEE International Midwest Symposium on Circuits and
Systems, I, pp. 9–12, 2002.
3. F. Assaderaghi, D. Sinitsky, S. Parke, J. Boker, P. K. Ko and C. Hu, ‘‘A dynamic threshold
voltage MOSFET (DTMOS) for very-low voltage operation,’’ IEDM Tech. Dig., pp. 809–812,
1994.
4. S. S. Iyengar and R. R. Brooks, Distributed Sensor Networks, Chapman & Hall, CRC Press,
December 2004.
5. A. Matsuzawa, ‘‘Low-voltage and low-power circuit design for mixed analog/digital systems in
portable equipment,’’ IEEE J. of Solid-State Circuits, 29, pp. 470–481, April 1994.
6. J. T. Kao and A. P. Chandrakasan, ‘‘Dual-threshold voltage techniques for low-power digital
circuits,’’ IEEE J. of Solid-State Circuits, Vol. 35, No. 7, pp. 1009–1019, July 2000.
7. M. J. Chen, J. S. Ho, T. H. Huang, C. H. Yang, Y. N. Jou and T. Wu, ‘‘Back-gate forward bias
method for low-voltage CMOS Digital Circuits,’’ IEEE Trans. Electron Devices, 43, pp. 904–909,
June 1996.
222 A. Srivastava and C. Zhang
International Journal of
AerospaceEngineeringHindawi Publishing Corporationhttp://www.hindawi.com Volume 2010
RoboticsJournal of
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Active and Passive Electronic Components
Control Scienceand Engineering
Journal of
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
International Journal of
RotatingMachinery
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Hindawi Publishing Corporation http://www.hindawi.com
Journal ofEngineeringVolume 2014
Submit your manuscripts athttp://www.hindawi.com
VLSI Design
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Shock and Vibration
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Civil EngineeringAdvances in
Acoustics and VibrationAdvances in
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Electrical and Computer Engineering
Journal of
Advances inOptoElectronics
Hindawi Publishing Corporation http://www.hindawi.com
Volume 2014
The Scientific World JournalHindawi Publishing Corporation http://www.hindawi.com Volume 2014
SensorsJournal of
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Modelling & Simulation in EngineeringHindawi Publishing Corporation http://www.hindawi.com Volume 2014
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Chemical EngineeringInternational Journal of Antennas and
Propagation
International Journal of
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
Navigation and Observation
International Journal of
Hindawi Publishing Corporationhttp://www.hindawi.com Volume 2014
DistributedSensor Networks
International Journal of