![Page 1: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/1.jpg)
Applications of Systolic ArrayApplications of Systolic Array
•FTR , IIR filtering , and 1-D convolution.
•2-D convolution and correlation.
•Discrete Furier transform
•Interpolation
•1-D and 2-D median filtering
•Geometric warping
- Signal and image processing:
![Page 2: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/2.jpg)
• Matrix-vector multiplication
• Matrix-matrix multiplication
• Matrix triangularization
(solution of linear systems , matrix inversion)
• QR decomposition
(eigenvalue , least-square computation)
• Solution of triangular linear systems
- Matrix arithmetic:
Applications of Systolic Array
![Page 3: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/3.jpg)
Applications of Systolic Array
•Data structure
•Graph algorithm
•Language recognition
•Dynamic programming
•Encoder (polynomial division)
•Relational data-base operations
- Non-numeric applications:
![Page 4: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/4.jpg)
Matrix MultiplicationMatrix MultiplicationRecurences Cij(1) = 0
Cij(k+1) = Cij(k) + ajkbkj
Cij = Cij(n+1)
Band width wa, wb
Total step : 3n + min(wa, wb)
![Page 5: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/5.jpg)
Recurences Cij(1) = 0
Cij(k+1) = Cij(k) + ajkbkj
Cij = Cij(n+1)
![Page 6: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/6.jpg)
![Page 7: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/7.jpg)
Systolic array multiplier of numbersSystolic array multiplier of numbers
For n*n multiplier• (3n+1)n/2 cells are required• Before saturation, 3n clock cycles are required for the multiplication.• After saturation, a product will be output on every clock cycle.
![Page 8: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/8.jpg)
Systolic array multiplier of numbers
Basic Cell
The main idea is calculatepartial product and direct them to
appropriate places
![Page 9: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/9.jpg)
Systolic array multiplier of numbersMultiplier structure
Basic Cell
Delay elements
![Page 10: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/10.jpg)
Performance of 8-bit multiplier
![Page 11: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/11.jpg)
On-the-fly least-squares solutions usingone and two dimensional systolic array, with p=4.
Triangular Triangular ArchitectureArchitecture
For solving For solving triangular triangular linear linear systemssystems
![Page 12: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/12.jpg)
Systolic Organization for future Systolic Organization for future (nano) technologies(nano) technologies
To effectively utilize a given technology, the constraints of that technology must be well understood.
System designers must consider the limitations of the technology to design a system where those limitations do not impact the overall performance significantly.
![Page 13: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/13.jpg)
Systolic Organization: requirements
reconfigurable — to exploit application dependent parallelisms,
high level language programmable — to provide task control and flexibility,
scalable — to easily extend the architecture to many applications,
capable of supporting SIMD organizations for vector operations and MIMD for non homogeneous parallelism requirements.
![Page 14: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/14.jpg)
Systolic Organization is the future
Systolic operation and organization is a design philosophy that is aimed to satisfy the architectural constraints imposed by the advances in silicon technology.
This design is becoming even more important for all new nano-technologies
It offers simplicity, regularity, modularity, and localized communications.
![Page 15: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/15.jpg)
Principle of Local Communication
Systolic arrays are typically characterized as having intensive local communications and computations yet, with decentralized parallelism in a compact package.
Systolic arrays capitalize on processes which can be performed in a regular, modular, rhythmic, synchronous, and concurrent manner that require intensive repetitive computations.
![Page 16: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/16.jpg)
New concept in Computer Architecture
Systolic arrays originally were proposed for fixed or special purpose instances,
However, this concept has been extended to more general purpose SIMD and MIMD architectures.
![Page 17: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/17.jpg)
Systolic Characteristics
The systolic cells are synchronized by a single global clock.
The input data streams are fed to the systolic array only at its boundaries.
Different data streams can flow in different directions at different speeds through the array.
![Page 18: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/18.jpg)
Systolic different than pipelined
Systolic architectures differ from pipelined systems because;
Most of the stages are identical,
Input data is not consumed,
Input data streams can flow in different directions,
Modules may be organized in a two-dimensional (or higher) configuration.
![Page 19: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/19.jpg)
Systolic different than array processorsSystolic different than array processors
Systolic architectures differ from array of processors because;
Processors in systolic organizations are synchronized by a single global clock, but are locally controlled
— different systolic cells can perform different operations at the same time.
![Page 20: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/20.jpg)
Systolic CharacteristicsSystolic Characteristics
Systolic architectures allow higher throughputs — concurrent operations of a large number of the processing cells.
Ability to increase the execution speed of compute-bound applications without increasing the I/O requirements — reusability of the input data.
![Page 21: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/21.jpg)
Automatic Design?Automatic Design?
Algorithms and Mapping: Designers must be intimately familiar with the algorithms that they are implementing on systolic arrays.
The heuristic design of systolic arrays from an algorithm is slow, error prone, requires simulation for verification, and often results in a non optimum solution.
Automatic array synthesis is a research area of interest. However, most array designs are based on heuristics.
![Page 22: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/22.jpg)
Integration
Integration into Existing Systems: Generally, systolic processors are integrated into an existing host as a backend processor.
![Page 23: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/23.jpg)
Systolic IssuesSystolic Issues
Integration into Existing Systems:System integration is often nontrivial because of the array’s high I/O requirements.
Often, an additional memory subsystem is added between the existing host and the systolic array to support data access and data multiplexing and de-multiplexing since the existing I/O channel of the host rarely satisfies the bandwidth required by the systolic array.
![Page 24: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/24.jpg)
Systolic IssuesSystolic Issues
Cell Granularity: Low level or high level cell granularity will directly affect the array’s throughput, flexibility, and the set of algorithms which may be efficiently executed.
![Page 25: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/25.jpg)
Systolic IssuesSystolic IssuesCell Granularity:
The basic operation performed in each cycle by each cell can range from logical or bit wise operations to word level multiplication and addition to a complete program.
Granularity is subject to technology capabilities and limitations as well as design goals.
Packaging will also introduce input/output pin restrictions.
![Page 26: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/26.jpg)
Systolic Issues
Extensibility: Since systolic arrays are built around the cellular building blocks, the cell design should be sufficiently flexible to allow it to be used in a wide variety of topologies implemented in a wide variety of substrate technologies.
![Page 27: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/27.jpg)
Systolic IssuesSystolic Issues
Clock Synchronization: Clock lines of different lengths within integrated chips, as well as external to the chips, can introduce skews.
Clock skew risk is greater when data flow within the systolic array is bi-directional.
Wave-front arrays reduce the clock skew problem by introducing more complicated asynchronous inter cellular communications.
![Page 28: Applications of Systolic Array FTR, IIR filtering, and 1-D convolution. 2-D convolution and correlation. Discrete Furier transform Interpolation 1-D and](https://reader036.vdocuments.net/reader036/viewer/2022062320/56649d415503460f94a1be0a/html5/thumbnails/28.jpg)
Systolic Issues
Reliability: As integrated circuits grow larger and larger, inherent fault tolerant abilities must be added if the same degree of reliability is to be maintained.
Also diagnostics should be built in at design time so proper operation can more easily be verified.