![Page 1: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/1.jpg)
FPGA IMPLEMENTATION OF TRAPEZIODAL FILTERS
MID PRESENTATIONInstructor: Evgeniy Kuksin
Preformed by: Ziv LandesbergDuration: 1 semester
![Page 2: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/2.jpg)
Project goal from presentation Create a FIR filter that can process pulses
from photon counting detectors and perform Peak Detection using NI Labview FPGA.
![Page 3: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/3.jpg)
Progress so far Plan and build trapeziodal shaper in
Labview Create the trapeziodal shaper on the
FPGA and test it at low clock rate Test the system at high clock rate
(150MHz) , still on computer
![Page 4: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/4.jpg)
Future stages Test the filter on signal recived from
analog signal generator Implement the pulse detector
![Page 5: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/5.jpg)
System description
š¶š¹
-+
Photons
ADC Shaper
PeakDetecto
r
FPGA
ReadoutTo PC
![Page 6: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/6.jpg)
Project Block Diagram
FPGA(150MHz)
A\DNI 5761
14 bit 150 MHz Signal
generator(Preamplifier emulator)
![Page 7: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/7.jpg)
Reasons to use Trapeziodal shaper over other shapers
Trapezoidal can achive optimal noise performance from signal. Trapezoidal Shaper, unlike many analog pulse shaper, immune to āballistic deficitā, that causes energy distortion in the spectrum.
![Page 8: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/8.jpg)
Coefficients calculation The Coefficients were calculated by the
method at the article of āOn nuclear spectrometry pulses digital shaping and processingā , the biexponential pulse part.the method is to inverse the transfer function of the pulse(making it a digital delta) , and then convolute the delta with a trapezoid. Due to the fect that both the inverse function of the pulse and the trapezoid were finite length , the resulted filter was FIR.
![Page 9: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/9.jpg)
The signal generation The input signal was generated at 2 main
stages : 1) create an array with Poisson distributed
digital deltaās in it. It was done by the Poisson noise generator, that each event was transformed to delta, and each none event was transformed to zero.
2 ) transfer the deltas to linear rising- exponential decaying pulse, was done simply by convoluting the array with the response of such pulse(with cut-off values lower than exp(-10 ))
![Page 10: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/10.jpg)
Build filterThe building of the filter in Labview was done using the fir template already existing in the program .
So first stage was to create a fds file to generate filter from.The second stage was to use the automatic filter generation .
![Page 11: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/11.jpg)
The code of previous slide
![Page 12: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/12.jpg)
The generation window
![Page 13: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/13.jpg)
Synthesis result
![Page 14: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/14.jpg)
Device resources
![Page 15: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/15.jpg)
Sucessful results at 150MHz(no noise)
![Page 16: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/16.jpg)
Successful result with noise
![Page 17: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/17.jpg)
Trapezoid in time(no noise, but with quantization effect)
![Page 18: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/18.jpg)
Trapezoid in time(with noise)
![Page 19: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/19.jpg)
System on FPGA
![Page 20: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/20.jpg)
Project requirements (unchanged)
FPGA that can be programmed using LABVIEW
Analog signal generator A\D convertor
![Page 21: FPGA implementation of trapeziodal filters mid presentation](https://reader036.vdocuments.net/reader036/viewer/2022062323/56816350550346895dd3f04a/html5/thumbnails/21.jpg)
Estimated time lines3.Show filter performance at high sample rate.4.Build the pulse detector
31 June
15 June
31 may
15 may
30 April
15 April
31 march
15 march
Estimated dateStage 3Stage 4
Yellow- partially doneRed- need to be done