![Page 1: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/1.jpg)
Sequential logic circuits
![Page 2: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/2.jpg)
Flip-Flops
•Has two or more inputs and one or two outputs, Q and Q’
•Q’ always takes the opposite value of Q
•Outputs stay in a ‘0’ or ‘1’ state until new input values are applied (i.e. memory characteristic)
•The output may ‘flip’ to a ‘1’ or ‘flop’ to a ‘0’ or stay at the original state
![Page 3: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/3.jpg)
Two Types of triggering for synchronous flip-flops
Level Trigger-triggered by a whole positive or negative pulse
Edge Trigger-triggered by a positive edge (0-to-1 transition) or negative edge (1-to-0 transition)-better timing
Logic Symbols
Logic Symbols
![Page 4: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/4.jpg)
Types of flip-flops
R-S flip-flopSynchronous R-S flip-flop
J-K flip-flopD-type flip-flop
T flip-flop
![Page 5: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/5.jpg)
R-S Flip-flop
-simplest type of flip-flop-operates in three modes (i.e. hold, reset, and set)
Logic Symbol
Truth Table
![Page 6: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/6.jpg)
Logic Circuit
WaveformDiagram
![Page 7: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/7.jpg)
Synchronous R-S Flip-flop
-similar to the normal R-S flip-flop except clock input-outputs change states only with clock pulse
Logic Symbol
Truth Table
![Page 8: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/8.jpg)
Logic Circuit
Waveform Diagram
![Page 9: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/9.jpg)
J-K Flip-flop
-always synchronous-operates in four modes (i.e. Hold, Set, Reset, and, Toggle)-Toggle Mode (i.e. change from 0-to1 or 1-to-0) is a very useful feature
Logic Symbol
Truth Table
Logic Circuit
J K
![Page 10: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/10.jpg)
D-type Flip-flop
-has one data input and a clock input-also called Delay Flip-flop because data at input D is delayed by one clock pulse before reaching output Q-next state of the output Q+ always follows data input D.
Logic Symbol
Truth Table
Logic Circuit
![Page 11: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/11.jpg)
Dual D flip-flop (7474 TTL IC)
Logic Symbol
Truth Table
Waveform Diagram
![Page 12: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/12.jpg)
T flip-flop
A T flip-flop can also be built using a JK flip-flop (J & K pins are connected together and act as T)
![Page 13: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/13.jpg)
![Page 14: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/14.jpg)
i. Ripple Countersii. Synchronous Counters
Ripple Counters-clock pulses are applied to the first flip-flop and signals ripple through the subsequent flip-flops-also called asynchronous counters
Synchronous Counters-clock pulses are applied to all flip-flops-all flip-flop are triggered together in step with the clock pulse-can operate at much higher frequency than ripple countersmore complex circuitry
Types of Counters
![Page 15: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/15.jpg)
4-bit Ripple Counter
0 0 0 00 0 0 10 0 1 00 0 1 10 1 0 00 1 0 10 1 1 00 1 1 11 0 0 01 0 0 11 0 1 01 0 1 11 1 0 01 1 0 11 1 1 01 1 1 1
4 bit counting
0123456789101112131415
-has 16 different levels (i.e. 0 0 0 0 to 1 1 1 1)-also called MOD-16 Counter-all flip-flops operate in Toggle Mode
![Page 16: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/16.jpg)
Truth Table
![Page 17: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/17.jpg)
Waveforms Diagram
Continue count until 1111 and then will automatically return to 0000 for recounting
![Page 18: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/18.jpg)
Circuit Diagram
![Page 19: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/19.jpg)
Decade Ripple Counter
-has 10 different levels (i.e. 0 0 0 0 to 1 0 0 1)-also called MOD-10 Counter-all flip-flops operate in Toggle Mode-modification of MOD-16 Counter
![Page 20: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/20.jpg)
Truth Table
![Page 21: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/21.jpg)
Waveforms Diagram
Recount until 1001 all over again
![Page 22: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/22.jpg)
Circuit Diagram
![Page 23: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/23.jpg)
4-bit Ripple Down Counter
-Counting from the highest to the lowest number(i.e. 15, 14, 13,…..,0,)-All flip-flops operate in toggle mode.
![Page 24: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/24.jpg)
Truth Table
![Page 25: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/25.jpg)
Waveforms Diagram
![Page 26: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/26.jpg)
Circuit Diagram
![Page 27: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/27.jpg)
4-Bit Ripple Down Counter with self-stopping feature
-all the counters discussed so far re-circulate (i.e. 0, 1, 2, ……, 15, 0, 1,2,……)
-this counter stops at [0110] and does not re-circulate
-all flip-flops except flip-flop A (LSB) operate in Toggle Mode
-flip-flop A operates in Hold Mode when the OR Gate’s output is ‘0’ (i.e. QA = 0, QB = 1, QC = 1, and QD = 0)
![Page 28: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/28.jpg)
Truth Table
![Page 29: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/29.jpg)
Circuit Diagram
![Page 30: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/30.jpg)
Synchronous Counters
-clock pulses are applied to all flip-flops-all flip-flop are triggered together in step with the clock pulse-can operate at much higher frequency than ripple countersmore complex circuitry
3-bit Synchronous Counter
![Page 31: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/31.jpg)
4-bit Synchronous Counter
![Page 32: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/32.jpg)
J-K flip-flops as Frequency Divider
A frequency divider can be constructed from J-K flip-flops by taking the output of one cell to the clock input of the next. The J and K inputs of each flip-flop are set to 1 to produce a toggle at each cycle of the clock input.
For each two toggles of the first cell, a toggle is produced in the second cell, so its output is at half the frequency of the first. The output of the fourth cell is 1/16 the clock frequency. The same device is useful as a binary counter.
http://hyperphysics.phy-astr.gsu.edu/hbase/electronic/bincount.html#c1
![Page 33: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/33.jpg)
![Page 34: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/34.jpg)
What is a Shift Register ?
-A group of flip-flops connected together to store binary numbers and to shift them from one flip-flop to another with every clock pulse
-Commonly used as temporary storage between processing circuit and input and output
-Can be also used for other purposes (e.g. ring counter, digital clock, modem, etc.)
![Page 35: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/35.jpg)
Types of Shift Registers
I. Serial-in / Serial-out (SISO)II. Serial-in / Parallel-out (SIPO)III. Parallel-in / Serial-out (PISO)
IV.Parallel-in / Parallel-out (PIPO)
![Page 36: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/36.jpg)
Sequence Table
-Output Q2 receives the data from input only after 3 clock pulses delay time.-Both input and output data are in serial format (i.e. one bit at one clock pulse)
3-bit SISO Shift Register
Circuit DiagramQ0 Q1 Q2
![Page 37: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/37.jpg)
3-bit SIPO Shift Register
Sequence Table
-Same circuit as SISO Shift Register except different output connection-The data is latched to output 3.bit at a time
Circuit Diagram
![Page 38: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/38.jpg)
3-bit PISO Shift Register
Circuit Diagram
Sequence Table
-Clear input must be activated to clear all outputs of D flip-flops to ‘0’, before parallel data is loaded into-Parallel data must be loaded only once and reset to ‘0’.-Once the parallel data is loaded into the register, it will be shifted to right with every clock -Pulse data can be retrieved from ‘Data Out’ one bit at a time
![Page 39: Sequential logic circuits. Flip-Flops Has two or more inputs and one or two outputs, Q and Q’ Q’ always takes the opposite value of Q Outputs stay in](https://reader036.vdocuments.net/reader036/viewer/2022062519/5697bfc41a28abf838ca6072/html5/thumbnails/39.jpg)
3-bit PIPO Shift Register
-Same circuit as PISO Shift Register except different output connection-Data is retrieved from the output (Q0, Q1, Q2) 3-bit at a time