Download - Sub Threshold

Transcript

8/17/2019 Sub Threshold

1/3
8/17/2019 Sub Threshold

2/3
8/17/2019 Sub Threshold

3/3

Top Related

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold

MOSFETs in the Sub-threshold Region (i.e. a bit below VT)

MOSFETs in the Sub-threshold Region (i.e. a bit below VT)

Sub-threshold MOSFET Operation - MIT OpenCourseWare · PDF fileSub-threshold MOSFET Operation - Outline • Announcement . ... Stepping back and looking at the equations. Clif Fonstad,

Sub-threshold MOSFET Operation - MIT OpenCourseWare · PDF fileSub-threshold MOSFET Operation - Outline • Announcement . ... Stepping back and looking at the equations. Clif Fonstad,

Dual-Threshold Voltage Design of Sub-threshold Circuits Jia Yao Dept. of ECE, Auburn University Doctoral Final Examination Dissertation Committee: Dr

Dual-Threshold Voltage Design of Sub-threshold Circuits Jia Yao Dept. of ECE, Auburn University Doctoral Final Examination Dissertation Committee: Dr

Minimum-energy sub-threshold self-timed circuits: design

Minimum-energy sub-threshold self-timed circuits: design

Analyzing Sub-threshold Bitcell Topologies and the Effects of Assist Methods on SRAM Vmin

Analyzing Sub-threshold Bitcell Topologies and the Effects of Assist Methods on SRAM Vmin

Design of Circuits for Sub-Threshold Voltages

Design of Circuits for Sub-Threshold Voltages

An Energy-Efficient Near/Sub-Threshold FPGA …...R obust L ow P ower VLSI An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating

An Energy-Efficient Near/Sub-Threshold FPGA …...R obust L ow P ower VLSI An Energy-Efficient Near/Sub-Threshold FPGA Interconnect Architecture Using Dynamic Voltage Scaling and Power-Gating