ee166 final presentation patsapol kriausakul sung min park dennis won howard yuan
Post on 20-Dec-2015
216 views
TRANSCRIPT
![Page 1: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/1.jpg)
EE166 Final Presentation
Patsapol KriausakulSung Min ParkDennis WonHoward Yuan
![Page 2: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/2.jpg)
Objectives
To build a 4-bit serial to parallel converter.
Use cadence to design and test our converter circuit.
Use cadence to layout our design.
![Page 3: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/3.jpg)
Design Functionality
Circuit will take serial data streamat 25mhz and convert to a 4-bit parallel bit stream every 4 clock cycles.
![Page 4: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/4.jpg)
Design Specifications Circuit operates on positive edge of clock. All data registers set to logic 0 upon reset going
low. Output buffers can drive 10pf load. Minimized clock skew. Fabrication using AMI16 process. Power consumption of entire design less than
500mw. Equal high and low noise margins of
VswitchingTH=2.5V within 10%. Whole design must fit in a 40mil2 area.
![Page 5: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/5.jpg)
D Flip Flop 4 D flip-flops are implemented into
the converter. Each flip-flop produces a single
output which is read as part of a parallel sequence.
Used master-slave D-latches for positive edge transition.
![Page 6: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/6.jpg)
![Page 7: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/7.jpg)
![Page 8: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/8.jpg)
Schmitt Trigger Input stage to give our converter
noise immunity. VswitchingTH should be equal to 2.5V
with in 10%.
![Page 9: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/9.jpg)
![Page 10: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/10.jpg)
![Page 11: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/11.jpg)
Super Buffer Output stage used to allow our
design to drive a 10pf load with minimal signal propagation delay time.
![Page 12: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/12.jpg)
![Page 13: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/13.jpg)
![Page 14: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/14.jpg)
Converter Design Includes Schmitt trigger, 4 D flip-
flops, and 4 super buffers. Area of design is 1700um X 900um. Clock skew is minimized in layout. Design functionality specifications
satisfied.
![Page 15: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/15.jpg)
![Page 16: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/16.jpg)
![Page 17: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/17.jpg)
![Page 18: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/18.jpg)
![Page 19: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/19.jpg)
Power Circuitry for measuring power. Our power consumption is 248mw
for one period, which satisfies the specification requirement of 500mw for one period.
![Page 20: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/20.jpg)
![Page 21: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/21.jpg)
![Page 22: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/22.jpg)
![Page 23: EE166 Final Presentation Patsapol Kriausakul Sung Min Park Dennis Won Howard Yuan](https://reader030.vdocuments.net/reader030/viewer/2022032800/56649d4c5503460f94a2b1f6/html5/thumbnails/23.jpg)
Conclusion 4-bit serial to parallel converter
achieved. Design flow. Converter test bench. Questions?!!