ese 570: digital integrated circuits and vlsi fundamentalsese570/spring2019/handouts/lec2.pdfdigital...
TRANSCRIPT
![Page 1: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/1.jpg)
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
Lec 2: January 22, 2019 MOS Fabrication pt. 1: Physics and
Methodology
Penn ESE 570 Spring 2019 - Khanna
![Page 2: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/2.jpg)
Lecture Outline
! Digital CMOS Basics ! VLSI Fundamentals ! Fabrication Process
Penn ESE 570 Spring 2019 - Khanna 2
![Page 3: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/3.jpg)
Digital CMOS Basics
Penn ESE 570 Spring 2019 - Khanna 3
![Page 4: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/4.jpg)
Classification of Digital CMOS Circuits
! Static Circuit " In steady-state the output is evaluated via a low-impedance path
between the output and VDD or GND, respectively. I.e the output is actively driven.
! Dynamic Circuit " In steady-state the output is evaluated due to the presence or absence
of charge, respectively, stored on the output node capacitance.
4 Penn ESE 570 Spring 2019 - Khanna
Digital Circuits
Dynamic Circuits
Static Circuits
![Page 5: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/5.jpg)
MOS Transistors
5
S
D
GB
D
S
GB
Penn ESE 570 Spring 2019 - Khanna
![Page 6: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/6.jpg)
MOS Transistors
6
S
D
GB
D
S
GB
Penn ESE 570 Spring 2019 - Khanna
![Page 7: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/7.jpg)
Ideal nMOS and pMOS Characteristics
7
g = 0
g = 1
g = 1
g = 1 S
D
GB
D S
D S
D S
D S
Penn ESE 570 Spring 2019 - Khanna
![Page 8: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/8.jpg)
Ideal nMOS and pMOS Characteristics
8
g = 0
g = 1
g = 1
g = 1 S
D
GB
D S
D S
D S
D S
Penn ESE 570 Spring 2019 - Khanna
![Page 9: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/9.jpg)
Ideal nMOS and pMOS Characteristics
9
g g
g = 0
g = 0 g = 0
g = 0
g = 1
g = 1
g = 1
g = 1
a S b
b S
D a
a D
S
D
GB
D
S
G B
D S
D S
D S
D S
S D
S D
Penn ESE 570 Spring 2019 - Khanna
![Page 10: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/10.jpg)
Ideal nMOS and pMOS Characteristics
10
g g
g = 0
g = 0 g = 0
g = 0
g = 1
g = 1
g = 1
g = 1
a S b
b S
D a
a D
S
D
GB
D
S
G B
D S
D S
D S
D S
S D
S D
Penn ESE 570 Spring 2019 - Khanna
![Page 11: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/11.jpg)
Ideal CMOS Inverter
11
Inverter Truth Table Inverter Symbol
Penn ESE 570 Spring 2019 - Khanna
![Page 12: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/12.jpg)
CMOS Gates
! Complementary Metal Oxide Semiconductor
12 Penn ESE 570 Spring 2019 - Khanna
![Page 13: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/13.jpg)
CMOS Gates
13
PDN
PUN
F = f(A,B,C,D)
VDD
Inputs
Output
When the PDN is conducting, the output F will be “0”. Hence,the PDN is determined
by a Boolean expression for the complemented output F in terms of the
un-complemented inputs (A,B,C,D).
When the PUN is conducting, the output F will be “1”. Hence,the PUN is
determined by a Boolean expression for the un-complemented output F in terms of the complemented inputs (A,B,C,D).
PUN and PDN are Dual Networks
A B C D
A B C D
Penn ESE 570 Spring 2019 - Khanna
![Page 14: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/14.jpg)
Static CMOS Source/Drains
! With PMOS on top, NMOS on bottom " PMOS source always at top
(near Vdd) " NMOS source always at
bottom (near Gnd) " Why not use NMOS for
pullup network?
14 Penn ESE 570 Spring 2019 - Khanna
![Page 15: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/15.jpg)
What gate is this?
15 Penn ESE 570 Spring 2019 - Khanna
A
B F
![Page 16: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/16.jpg)
Static CMOS Gate Structure
! Drives rail-to-rail " Power rails are Vdd and
Gnd " output is Vdd or Gnd
! Input connects to gates # load is capacitive
! Once output node is charged doesn’t use energy (no static current—only leakage)
! Output actively driven
16 Penn ESE 570 Spring 2019 - Khanna
![Page 17: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/17.jpg)
Two-Input CMOS NOR Gate
17
F
A
B 1 0
0 0
NOR
Penn ESE 570 Spring 2019 - Khanna
0 = Low Impedance (short circuit)
Z = High Impedance (open circuit)
0U
![Page 18: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/18.jpg)
Out
1
2
1
2
1
2
1
2
Two-Input CMOS NAND Gate
18
F
A
B
Penn ESE 570 Spring 2019 - Khanna
Out
1
2
1
2
1
2
1
2
0 = Low Impedance (short circuit)
Z = High Impedance (open circuit)
![Page 19: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/19.jpg)
Out
1
2
1
2
1
2
1
2
Two-Input CMOS NAND Gate
19
F
A
B
1 1
1 0
Penn ESE 570 Spring 2019 - Khanna
Out
1
2
1
2
1
2
1
2 0U 0U
0U
0 = Low Impedance (short circuit)
Z = High Impedance (open circuit)
![Page 20: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/20.jpg)
Gate Design Example
! Design gate to perform: f = (a+ b) ⋅c
! Strategy: 1. Use static CMOS
structure 2. Design PMOS pullup
for f 3. Use DeMorgan’s Law
to determine f ’ 4. Design NMOS
pulldown for f ’
20 Penn ESE 570 Spring 2019 - Khanna
![Page 21: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/21.jpg)
Gate Design Example
! Design gate to perform: f = (a+ b) ⋅c
a
bc
f
21
Convince yourself with a truth table.Penn ESE 570 Spring 2019 - Khanna
![Page 22: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/22.jpg)
Constructing Compound CMOS Gates
22
F F
F = (A ⋅B+C ⋅D)
Penn ESE 570 Spring 2019 - Khanna
![Page 23: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/23.jpg)
VLSI Fundamentals
Penn ESE 570 Spring 2019 - Khanna
![Page 24: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/24.jpg)
Oracle SPARC M7 Processor
24 Penn ESE 570 Spring 2019 - Khanna
![Page 25: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/25.jpg)
VLSI Hierarchical Representations
! Complex digital systems can be sub-divided in a hierarchical manner
! Highly automated techniques exist for converting high level descriptions of system behaviour to a detailed implementation prescription to fabricate a chip
! To do this, a set of abstractions and domains have been developed to describe integrated electronic systems
25 Penn ESE 570 Spring 2019 - Khanna
![Page 26: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/26.jpg)
Design Domains
! Designs are represented in three domains " Behavioral – What does the system do? " Structural – How are the elements connected? " Physical – How is the structure to be fabricated?
26 Penn ESE 570 Spring 2019 - Khanna
![Page 27: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/27.jpg)
Design Abstractions
! Each domain can be specified at a variety of levels of abstraction " Architectural " Algorithmic " Module or Functional Block " Logical " Switch " Circuit
27
Higher Level
Lower Level
Penn ESE 570 Spring 2019 - Khanna
![Page 28: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/28.jpg)
Y-Chart: Abstractions in three Domains
28
System Level
Algorithmic Level
Register-Transfer Level
Logic Level
Circuit Level
Behavioral Domain Structural Domain
Physical Domain
System Specification Algorithm
Register-Transfer Spec. Boolean Expression
Transistor Layout
Macro-cell/Module
Chip/SoC/Board Chip/SoC/Board
Block/Die Layout
Macro-cell/Module Layout
Standard-cell/Sub-cell Layout
Processor, Sub-system ALU, Register, MUX
Gate/Flip-flop Transistor symbols Transistor Model Equation
CPU, ASIC
Boolean Expression Boolean Expression Boolean Expression
Penn ESE 570 Spring 2019 - Khanna
![Page 29: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/29.jpg)
29 Penn ESE 570 Spring 2019 - Khanna
Y-Chart: Abstractions in three Domains
![Page 30: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/30.jpg)
Goal of All VLSI Design Enterprises
! Convert system specs into an IC design in MINIMUM TIME and with MAXIMUM LIKLIHOOD that the Design will PEFORM AS SPECIFIED when fabricated.
! MAX YIELD + MIN DEVELOPMENT TIME + MIN DIE AREA=> MIN COST
30 Penn ESE 570 Spring 2019 - Khanna
![Page 31: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/31.jpg)
Fabrication Details
Penn ESE 570 Spring 2019 - Khanna
![Page 32: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/32.jpg)
Silicon Ingot and Wafer Manufacturing
32
Crystal Puller with rotation
mechanism Crystal Seed
Quartz Crucible Heat
Shield
Molten Polysilicon
Water Jacket
Heating Element
Image from Quirk & Serda
Single-Crystal Silicon
Penn ESE 570 Spring 2019 - Khanna
![Page 33: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/33.jpg)
Silicon Wafer Manufacturing
! The ROI of 450mm wafers is compelling: " A 450mm fab with equal wafer capacity to a 300mm fab can produce
2x the amount of die. " A 14nm die from a 450mm wafer will cost 23% less than the same
die from a 300mm wafer.
33
300 mm (12 in.)
Si Ingots
Si Wafers
Penn ESE 570 Spring 2019 - Khanna
![Page 34: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/34.jpg)
Silicon Lattice
! Forms into crystal lattice
34 Penn ESE 570 Spring 2019 - Khanna
![Page 35: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/35.jpg)
Silicon Lattice
! Cartoon two-dimensional view
35 Penn ESE 570 Spring 2019 - Khanna
![Page 36: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/36.jpg)
Doping
! Add impurities to Silicon Lattice " Replace a Si atom at a lattice site with another
36 Penn ESE 570 Spring 2019 - Khanna
![Page 37: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/37.jpg)
Doping Elements
! (periodic table)
http://chemistry.about.com/od/imagesclipartstructures/ig/Science-Pictures/Periodic-Table-of-the-Elements.htm
37 Penn ESE 570 Spring 2019 - Khanna
![Page 38: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/38.jpg)
Doping with P (N-type)
! End up with extra electrons " Donor electrons
! Not tightly bound to atom " Low energy to displace " Easy for these electrons
to move
38 Penn ESE 570 Spring 2019 - Khanna
![Page 39: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/39.jpg)
Doping with B (P-type)
! End up with electron vacancies -- Holes " Acceptor electron sites
! Easy for electrons to shift into these sites " Low energy to displace " Easy for the electrons to move
" Movement of an electron best viewed as movement of hole
39 Penn ESE 570 Spring 2019 - Khanna
![Page 40: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/40.jpg)
IC Manufacturing Steps
40 Penn ESE 570 Spring 2019 - Khanna
![Page 41: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/41.jpg)
Fabrication
! Start with Silicon wafer ! Dope ! Grow Oxide (SiO2) ! Deposit Metal ! Mask/Etch to define
where features go
Time Code: 2:00-4:30
41 Penn ESE 570 Spring 2019 - Khanna
https://youtu.be/35jWSQXku74?t=121
![Page 42: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/42.jpg)
Photolithography
42 Penn ESE 570 Spring 2019 - Khanna
![Page 43: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/43.jpg)
CMOS Processing Technology
43
time = 60 s time = 0 s
Boron atoms deposited on
surface
Penn ESE 570 Spring 2019 - Khanna
![Page 44: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/44.jpg)
Fabricated n-MOS Transistor
44 Penn ESE 570 Spring 2019 - Khanna
![Page 45: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/45.jpg)
45
Wdrawn n+ n+
p substrate (bulk)
n+
n+
G S D
poly gate
S D
gate oxide
Leffective
metal 1
Ldrawn
field oxide
Physical Structure Layout Representation
Schematic Representation
Ldrawn
n-MOS Transistor Representations
Penn ESE 570 Spring 2019 - Khanna
![Page 46: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/46.jpg)
nMOS Transistor from a 3D Perspective
46
Gate Oxide
Field Oxide
Field Oxide
P-Type Source/Drain
Regions
Penn ESE 570 Spring 2019 - Khanna
![Page 47: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/47.jpg)
Fabrication Process
47
Grow field oxide. Create contact window, deposit & pattern metal film.
Penn ESE 570 Spring 2019 - Khanna
![Page 48: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/48.jpg)
Typical N-Well CMOS Process
48 Penn ESE 570 Spring 2019 - Khanna
![Page 49: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/49.jpg)
49
Typical N-Well CMOS Process
Penn ESE 570 Spring 2019 - Khanna
![Page 50: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/50.jpg)
Big Idea
! Systematic construction of any gate from transistors with CMOS PUN and PDN
! Hierarchical design process in three domains (behavioural, structural, and physical) allows for complicated designs motivated cost as a function of performance, yield and design time
50 Penn ESE 570 Spring 2019 - Khanna
![Page 51: ESE 570: Digital Integrated Circuits and VLSI Fundamentalsese570/spring2019/handouts/lec2.pdfDigital CMOS Basics ! VLSI Fundamentals ! Fabrication Process Penn ESE 570 Spring 2019](https://reader035.vdocuments.net/reader035/viewer/2022063007/5fb9e43b533ef7765f7872e6/html5/thumbnails/51.jpg)
Admin
! New classroom: Towne 311 ! Behind the scenes programming note:
" Additional grader: Yifeng Zhang
! Enroll in Piazza site " piazza.com/upenn/spring2019/ese570
! Homework 1 due Friday " Journal articles may show up in lecture…
51 Penn ESE 570 Spring 2019 - Khanna