fast agc design concept for high-speed data transceivers · 2015-05-14 · may 6, 2015 5 fast agc...
TRANSCRIPT
May 6, 2015 1
May 6, 2015
Fast AGC design concept for high-speed data transceivers
May 6, 2015 2
Who are we?
Fabless design house
25 years experience
More then 150 employees
RF, analog, digital & mixed signal IC design
Full cycle: from scratch to mass production
May 6, 2015 3
What are we?
May 6, 2015 4
Booth E4-7
May 6, 2015 5
Fast AGC design concept for high-speed data transceivers
• Time domain representation of the typical G.hn data packet from the analog signal point of view
• Why do we need to think about not ordinary AGC system?
• Fast AGC system concept
• Strengths and weaknesses of proposed AGC system
• Silicon proven AGC procedure performance results
May 6, 2015 6
We start with some kind of noise in a propagation medium Increasing input power 8us time budget to complete all the necessary actions
8 us
The actual value may differ
Preamble Main data
Time domain representation of the typical G.hn data packet from the analog signal point of view
May 6, 2015 7
Fast AGC design concept for high-speed data transceivers
• Time domain representation of the typical G.hn data packet from the analog signal point of view
• Why do we need to think about not ordinary AGC system?
• Fast AGC system concept
• Strengths and weaknesses of proposed AGC system
• Silicon proven AGC procedure performance results
May 6, 2015 8
1. Only about
2. A time constant for AGC system is not less than
3. AGC should cover dynamic range
4. The minimum resolution of the AGC system is
remain for an analog AGC system to find a solution and fix the gain 2us 8us
0.5us
70-80dB
10bit
Why do we need to think about not ordinary AGC system?
May 6, 2015 9
Step-by-step tracking
256us
Code
Gain
0 1023 511
May 6, 2015 10
Successive approximation
255 383 447
5us
Code
Gain
0 1023 511
May 6, 2015 11
Fast AGC design concept for high-speed data transceivers
• Time domain representation of the typical G.hn data packet from the analog signal point of view
• Why do we need to think about not ordinary AGC system?
• Fast AGC system concept
• Strengths and weaknesses of proposed AGC system
• Silicon proven AGC procedure performance results
May 6, 2015 12
Avg. Noise Lvl.
-10 dB
+10 dB
+20 dB
Time
0s
Frame start time
0.3us 0.2us
Input overload detected
Frame start tuning mode
1.8us
Fixed gain, BB Processor tasks
<8us
Fast AGC system concept
May 6, 2015 13
Input Signal
Fine step
6dB 6dB 6dB 6dB 6dB 0 0 3 0 ADC 0dB 2.18
All stages are in maximum gain
First overloaded to middle, other – to zero gain
If needed switch middle to zero gain
AGC is done in two steps
Fine tuning from digital domain
RSSI?
Ready for sync and data reception
Fast AGC system concept
May 6, 2015 14
Fast AGC design concept for high-speed data transceivers
• Time domain representation of the typical G.hn data packet from the analog signal point of view
• Why do we need to think about not ordinary AGC system?
• Fast AGC system concept
• Strengths and weaknesses of proposed AGC system
• Silicon proven AGC procedure performance results
May 6, 2015 15
Ultimate Speed
Scalability
Easy-to-understand
Requires initial calibration Strengths and weaknesses of proposed AGC system
May 6, 2015 16
Fast AGC design concept for high-speed data transceivers
• Time domain representation of the typical G.hn data packet from the analog signal point of view
• Why do we need to think about not ordinary AGC system?
• Fast AGC system concept
• Strengths and weaknesses of proposed AGC system
• Silicon proven AGC procedure performance results
May 6, 2015 17
Silicon proven AGC procedure performance results
Frame start Frame end
May 6, 2015 18
Last slide