fpga field programmable gate arrays shiraz university of shiraz spring 2012
DESCRIPTION
System on Chip - A typical ASIC chip today contains many subsystems, and performs very complex tasks. - FPGA’s are also becoming big enough to contain a whole complex system. Shiraz University of shiraz spring 2012TRANSCRIPT
![Page 1: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/1.jpg)
FPGA Field Programmable Gate Arrays
Shiraz University of shiraz spring 2012
![Page 2: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/2.jpg)
Digital Design Today
Complex systems are built using:
- ASIC’s- Microcontroller
s- FPGA’s- Combination of
aboveShiraz University of shiraz spring 2012
![Page 3: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/3.jpg)
System on Chip
- A typical ASIC chip today contains many subsystems, and performs very complex tasks.
- FPGA’s are also becoming big enough to contain a whole complex system.
Shiraz University of shiraz spring 2012
![Page 4: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/4.jpg)
Micro-controller
A microcontroller is a general-purpose VLSI chip containing a small microprocessor, a small amount of memory and very limited I/O capability.
Shiraz University of shiraz spring 2011
![Page 5: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/5.jpg)
FPGA
A Field Programmable Gate Array (FPGA) is a VLSI chip containing a large uniform array of Configurable Logic Blocks (CLB’s) that can be programmed to perform a user-defined task.
Shiraz University of shiraz spring 2011
![Page 6: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/6.jpg)
FPGA Structure
![Page 7: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/7.jpg)
FPGA CLB
![Page 8: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/8.jpg)
FPGA Look up TableCombinatorial logic is stored in 16x1 SRAM Look-Up Tables (LUT’s) in a CLB.
Shiraz University of shiraz spring 2011
![Page 9: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/9.jpg)
FPGA vs. Asics- FPGA
They are pre-manufactured. So no need to worry (much) about physical IC design.
No fabrication time. So they are faster to develop
The non-recurring engineering cost of an FPGA design is much lower than that of an ASIC.- ASICs
They are custom-designed for your system Generally lower power consumption and faster
clock rate. Require physical design and fabrication(very
expensive) Components are much cheaper in large
production runs Engineering costs are much higher
Shiraz University of shiraz spring 2011
![Page 10: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/10.jpg)
FPGA vs. Asics vs. μP
![Page 11: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/11.jpg)
FPGA Design Methodology
![Page 12: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/12.jpg)
Hardware Description Language
Two major HDL’s: VHDL
standardized by IEEE in 1987,1993, 2002, 2006
object-oriented, very widely used
Verilog standardized by IEEE in 1995,
2001, 2005 has concise syntax like C
Shiraz University of shiraz spring 2011
![Page 13: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/13.jpg)
VHDL ExampleA Multiplier Program in VHDL
Shiraz University of shiraz spring 2011
![Page 14: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/14.jpg)
Verilog ExampleA Multiplier Program in Verilog
Shiraz University of shiraz spring 2011
![Page 15: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/15.jpg)
Simulation
Shiraz University of shiraz spring 2011
![Page 16: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/16.jpg)
Test & Debug
XSA-40 FPGA Development board from XESS IncShiraz University of shiraz spring 2011
![Page 17: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/17.jpg)
Important FPGA Manufacturers
Xilinx (www.xilinx.com) Altera (www.altera.com) Actel (www.actel.com) QuickLogic (
www.quicklogic.com) Lattice Semiconductor (
www.latticesemi.com)
Shiraz University of shiraz spring 2011
![Page 18: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/18.jpg)
FPGA Applications
Shiraz University of shiraz spring 2011
![Page 19: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/19.jpg)
Conclusion
FPGA’s are becoming faster, denser and more capable
Using FPGA’s where it makes sense can reduce design costs and total system costs.
Use FPGA’s when: parallelism is possible speed matters Integration and reliability are
important
Shiraz University of shiraz spring 2011
![Page 20: FPGA Field Programmable Gate Arrays Shiraz University of shiraz spring 2012](https://reader035.vdocuments.net/reader035/viewer/2022062505/5a4d1be97f8b9ab0599e362d/html5/thumbnails/20.jpg)
QUESTIONS???
Shiraz University of shiraz spring 2011