fpga lab - 國立臺灣大學
TRANSCRIPT
![Page 1: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/1.jpg)
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
FPGA Lab
Speaker : 鍾明翰 (CMH)
Advisor: Prof. An-Yeu Wu
Date: 2010/12/14
![Page 2: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/2.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P2
Objective
In this Lab, you will learn the basic set-up and design
methods of implementing your design by ISE 10.1.
Create a New Project
Add HDL Source & Check Syntax
Create Timing / IO Constraint
Implement Design and Verify Constraints
Download Design to the FPGA Board
![Page 3: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/3.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P3
Reference Design
A 26-bit counter
Can be used as frequency divider
Counter
(Frequency divider)
clk (33MHz)
rst
out1 (count[25])
~1Hz
out2 (count[24])
~0.5Hz
![Page 4: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/4.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P4
Reference Design
Verilog Code (counter.v)
module counter (clk, rst, out, out2);
input clk;
input rst;
output out;
output out2;
reg [25:0] count;
wire out, out2;
assign out = count[25];
assign out2 = count[24];
always@(posedge clk or posedge rst) begin
if(rst)
count <= 26'd0;
else
count <= count + 26'd1;
end
endmodule
![Page 5: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/5.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P5
Starting the ISE Software
Start->All Programs->Xilinx ISE 10.1->Project
Navigator
![Page 6: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/6.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P6
Create a New Project
Select File->New Project
![Page 7: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/7.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P7
Create a New Project
2.Verify that HDL is selected from the
Top-level Source Type list
1.Enter Project Name
3.
![Page 8: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/8.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P8
Create a New Project
Fill in the properties in the table
Product Category: ALL
Family : Virtex 5
Device: XC5VLX110T
Package:FF1136
Speed:-3
Source Type: HDL
Synthesis Tool: XST
Simulator:
Modelsim –SE Verilog
Prefered Language :
Verilog
![Page 9: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/9.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P9
Add HDL Source
Project->Add Source
Add counter.v to project
![Page 10: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/10.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P10
Add HDL Source
1.Double click on source file
2.You can edit your source file here
![Page 11: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/11.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P11
Syntax Check
You’ll get a green check if your code has no errors
Double Click on
“Check Syntax”
![Page 12: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/12.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P12
Create Timing / IO Constraint
Create Timing Constraint
Double Click on “Create Timing
Constraint”
![Page 13: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/13.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P13
Create Timing / IO Constraint
Click on “Yes” to create UCF file
![Page 14: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/14.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P14
Create Timing / IO Constraint
1. Set Clock period: 30ns
2. Save UCF file
3. Close Timing Constraint
setting (right click -> close)
![Page 15: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/15.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P15
Create Timing / IO Constraint
You can also edit UCF file manually
Content of counter.ucf
use “Add source” to add ucf file to your project
NET "clk" TNM_NET = clk;
TIMESPEC TS_clk = PERIOD "clk" 30 ns HIGH
50%;
![Page 16: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/16.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P16
Create Timing / IO Constraint
I/O Constraint (Pin Assignment)
Double Click on “Floorplan IO”
![Page 17: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/17.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P17
Create Timing / IO Constraint
Pin assignment
For different IO setting, see reference[2]
1.Enter pin location
2..Save
![Page 18: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/18.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P18
Implement Design and Verify Constraints
Implement the design and verify that it meets the timing
constraints specified in the previous section
Right Click -> RUN
![Page 19: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/19.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P19
Implement Design and Verify Constraints
Design Summary
![Page 20: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/20.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P20
Download Design to the FPGA Board
1.Connect the 5V DC power cable to the power input on the FPGA
board
2.Connect the download cable between the PC and FPGA board
3.PC will configurate FPGA driver automatically
FPGA download cable connector
5V DC power cable connector
Switch
![Page 21: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/21.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P21
Download Design to the FPGA Board
Generate Programming File
Right Click -> RUN
![Page 22: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/22.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P22
Download Design to the FPGA Board
Right click on ”Configure Target Device”->RUN
![Page 23: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/23.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P23
Download Design to the FPGA Board
Make sure your FPGA board is
connected to the PC, then click “finish”
![Page 24: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/24.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P24
Download Design to the FPGA Board
Click on “Bypass” for the first four targets, and select
“counter.bit” for the last one (xc5vfx110t)
![Page 25: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/25.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P25
Download Design to the FPGA Board
![Page 26: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/26.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P26
Download Design to the FPGA Board
Right click on target device “xc5vfx110t”->Program
![Page 27: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/27.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P27
Download Design to the FPGA Board
![Page 28: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/28.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P28
Download Design to the FPGA Board
If it shows “Program Succeeded”, your design has
been download to the FPGA board correctly.
Check FPGA to see whether your design works or not.
![Page 29: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/29.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P29
Check point
Rst
GPIO Switch1
Counter(Frquency Divider) on FPGA
out0 /out1
GPIO LED0/GPIO LED1
![Page 30: FPGA Lab - 國立臺灣大學](https://reader034.vdocuments.net/reader034/viewer/2022052606/628d2ae616fe412acc761154/html5/thumbnails/30.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
P30
Reference
[1] ISE quick start
[2] XUPV5-LX110T User Manual
http://www.xilinx.com/products/boards/ml505/docs.htm