general vlsi system components -...
TRANSCRIPT
![Page 1: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/1.jpg)
GENERAL VLSI SYSTEM
COMPONENTS
Dr. Mohammed M. Farag
![Page 2: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/2.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Gate-level NAND 2:1 multiplexor.
Multiplexers
Multiplexor using switch logic.
Gate-level 4:1 MUX A 4:1 MUX using instanced 2:1 devices.
EE 432 VLSI Modeling and Design 2
![Page 3: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/3.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
4:1 MUX using nFET pass transistors.
Multiplexers (2)
Simple 4:1 pass-FET MUX layout.
EE 432 VLSI Modeling and Design 3
![Page 4: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/4.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Split-array 4:1 MUX for full-rail output.
Multiplexers (3)
EE 432 VLSI Modeling and Design 4
![Page 5: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/5.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
A vector 2:1 MUX.
Multiplexers (4)
Single-bit cell tiling for an 8-bit 2:1 MUX.
EE 432 VLSI Modeling and Design 5
![Page 6: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/6.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
An active-high 2/4 decoder.
Decoders
EE 432 VLSI Modeling and Design 6
![Page 7: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/7.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Active low 2/4 decoder.
Decoders (2)
EE 432 VLSI Modeling and Design 7
![Page 8: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/8.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
a 4-bit equality detector.
Comparators
8-bit equality detector.
EE 432 VLSI Modeling and Design 8
![Page 9: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/9.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
4-bit magnitude comparator logic.
Comparators (2)
Comparator output summary.
EE 432 VLSI Modeling and Design 9
![Page 10: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/10.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Additional logic for A_EQ_B
and Enable features.
Comparators (3)
Comp 8 logic diagram.
EE 432 VLSI Modeling and Design 10
![Page 11: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/11.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
8-bit comparator system.
Comparators (4)
EE 432 VLSI Modeling and Design 11
![Page 12: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/12.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Function table for an 8-bit priority
encoder.
Encoders
Symbol for priority encoder
EE 432 VLSI Modeling and Design 12
![Page 13: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/13.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Logic diagram for the priority encoder.
Encoders (2)
EE 432 VLSI Modeling and Design 13
![Page 14: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/14.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Q0 and Q1 circuits for the 8-bit priority
encoder.
Encoders (3)
EE 432 VLSI Modeling and Design 14
![Page 15: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/15.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
General rotator.
Rotators and Shifters
A 4-bit rotate-right network.
EE 432 VLSI Modeling and Design 15
![Page 16: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/16.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Left-rotate switching array.
Rotators and Shifters (2)
EE 432 VLSI Modeling and Design 16
![Page 17: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/17.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
An 8 X 4 barrel shifter.
Rotators and Shifters (3)
FET-array barrel shifter.
EE 432 VLSI Modeling and Design 17
![Page 18: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/18.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
D-latch.
Latches and Flip-Flops
CMOS circuit for a D-latch.
Gated D-latch with Enable control.
AOI CMOS gate for D-latch with Enable.EE 432 VLSI Modeling and Design 18
![Page 19: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/19.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Closed-loop inverter configurations.
Latches and Flip-Flops (2)
Operation of a bistable circuit.
EE 432 VLSI Modeling and Design 19
![Page 20: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/20.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Adding an input node to the bistable circuit.
Latches and Flip-Flops (3)
D-latch using oppositely phased switches.
EE 432 VLSI Modeling and Design 20
![Page 21: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/21.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Operation of the D-latch.
Latches and Flip-Flops (4)
EE 432 VLSI Modeling and Design 21
![Page 22: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/22.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
C2MOS-based D-latch circuits.
Latches and Flip-Flops (5)
EE 432 VLSI Modeling and Design 22
![Page 23: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/23.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Master-slave D-type flip-flop.
Latches and Flip-Flops (6)
Edge-triggered DFF symbols.
EE 432 VLSI Modeling and Design 23
![Page 24: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/24.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Alternate circuitry for the master-slave DFF.
Latches and Flip-Flops (7)
EE 432 VLSI Modeling and Design 24
![Page 25: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/25.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
DFF circuits with assert-low Clear and
Clear/Set controls.
Latches and Flip-Flops (8)
EE 432 VLSI Modeling and Design 25
![Page 26: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/26.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
DFF modified to a TFF circuit using feedback.
Latches and Flip-Flops (9)
EE 432 VLSI Modeling and Design 26
![Page 27: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/27.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
D-type flip-flop with Load control.
Latches and Flip-Flops (10)
EE 432 VLSI Modeling and Design 27
![Page 28: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/28.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Operation of the CMOS DFF with load control.
Latches and Flip-Flops (11)
CMOS master-slave FF
with Load control.
EE 432 VLSI Modeling and Design 28
![Page 29: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/29.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
Construction of an n-bit register.
Registers
EE 432 VLSI Modeling and Design 29
![Page 30: General VLSI System Components - …eng.staff.alexu.edu.eg/~mmorsy/Courses/Undergraduate/EE432_VLSI...Faculty of Engineering - Alexandria University 2013 Split-array 4:1 MUX for full-rail](https://reader030.vdocuments.net/reader030/viewer/2022020315/5aa4588a7f8b9ab4788bc447/html5/thumbnails/30.jpg)
Faculty of Engineering - Alexandria University 2013Faculty of Engineering - Alexandria University 2013
One-bit static multiport register circuit.
Registers (2)
An n-bit static multiport register.
EE 432 VLSI Modeling and Design 30