hiep hong cs 147 spring 2009 1 intel core 2 duo. cpu chronology 2
TRANSCRIPT
![Page 1: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/1.jpg)
Hiep HongCS 147Spring 2009
1
Intel Core 2 Duo
![Page 2: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/2.jpg)
CPU Chronology
2
![Page 3: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/3.jpg)
CPU Chronology
Intel 4004 108 KHz 2300 transistors
Intel 8008 500-800 KHz 3500 transistors
Intel 8080 2 MHz 4500 transistors
3
Pre-Intel 8086:
![Page 4: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/4.jpg)
CPU Chronology
4
![Page 5: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/5.jpg)
CPU Chronology
5
![Page 6: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/6.jpg)
CPU Chronology
6
![Page 7: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/7.jpg)
Dual-Core or Core 2 Duo
Core 2 Duo is a brand name by Intel. Dual-Core is a generic description
meaning two separate physical cores in one chip package.
Example: Pentium Dual Core, Core Duo and Core 2 Duo.
7
![Page 8: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/8.jpg)
Intel Core 2 Duo
8
![Page 9: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/9.jpg)
Intel Core 2 Duo 64 bit computing. x86-64 instruction set. The second generation of dual-core
processors from Intel. Two independent processor cores. Share up to 6MB of L2 cache. Developed with a new Architecture
called Core Microarchitacture.
9
![Page 10: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/10.jpg)
Inside Intel Core 2 Duo Die
10
![Page 11: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/11.jpg)
Intel Core 2 Duo
11
![Page 12: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/12.jpg)
Sequence of processing
12
![Page 13: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/13.jpg)
Core Microarchitecture
13
![Page 14: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/14.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced digital media boost. Memory disambiguation. Advanced power gating.
14
![Page 15: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/15.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced digital media boost. Memory disambiguation. Advanced power gating.
15
![Page 16: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/16.jpg)
Advanced smart cache
16
![Page 17: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/17.jpg)
Advanced smart cache continued
If one core has minimal cache requirements, the other core can dynamically increase its share of L2 cache
Reduce cache misses. Improve performance.
17
![Page 18: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/18.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced digital media boost. Memory disambiguation. Advanced power gating.
18
![Page 19: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/19.jpg)
Macro-Fusion
19
![Page 20: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/20.jpg)
Macro-Fusion continued
20
![Page 21: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/21.jpg)
Macro-Fusion continued
Enable common pair of instructions to be combined into a single instruction during decoding.
Reduce the total of executed instructions.
Allow processor to execute more instructions in less time.
Increase performance.
21
![Page 22: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/22.jpg)
Macro-Fusion continued
Without macro-fusion With macro-fusion
1 load eax, [mem1]
2 cmp eax, [mem2]
3 jne target
1 load eax, [mem1]
2 cmp eax, [mem2] + jne target
22
![Page 23: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/23.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced digital media boost. Memory disambiguation. Advanced power gating.
23
![Page 24: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/24.jpg)
Advanced Digital Media Boost
Improve performance when executing Streaming SIMD Extension (SSE, SSE2, SEE3) instructions.
Accelerate video, speech, image, speech and image, photo processing, encryption, financial, engineering and scientific applications.
24
![Page 25: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/25.jpg)
Advanced Digital Media Boost
128-bit Streaming SIMD Extension (SSE, SSE2, SEE3) instructions.
25
![Page 26: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/26.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced digital media boost. Memory disambiguation. Advanced power gating.
26
![Page 27: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/27.jpg)
Memory Disambiguation
Accelerate the execution of memory-related instructions.
Load data for instructions about to be executed before all previous store instructions were executed.
Memory-related instructions that can be executed out of order.
27
![Page 28: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/28.jpg)
Memory Disambiguation continued
28
![Page 29: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/29.jpg)
Memory Disambiguation continued
29
![Page 30: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/30.jpg)
Core Microarchitecture
Advanced smart cache. Macro-fusion. Advanced Digital Media Boost. Memory disambiguation. Advanced power gating.
30
![Page 31: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/31.jpg)
Advanced Power Gating
31
![Page 32: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/32.jpg)
Advanced Power Gating continued
32
![Page 33: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/33.jpg)
Newer and better!
33
![Page 34: Hiep Hong CS 147 Spring 2009 1 Intel Core 2 Duo. CPU Chronology 2](https://reader034.vdocuments.net/reader034/viewer/2022051315/56649d9e5503460f94a88de6/html5/thumbnails/34.jpg)
References
http://www.intel.com http://wikipedia.org http://www.zdnet.com
34