integrated circuit layout and simulation - - get a
TRANSCRIPT
![Page 1: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/1.jpg)
INTEGRATED CIRCUIT LAYOUT AND SIMULATION
Integrated Circuit
Layout
Integrated Circuit
Design Simulation
![Page 2: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/2.jpg)
LEARNING OUTCOMES
By the end of this lecture, student should be able to:
• Define IC layout.
• State the function of IC layouts.
• Transform static CMOS logic circuits (INVERTER, NAND and NOR gate) into stick diagrams using colour codes.
• Describe the connection between actual layouts and stick diagram.
• State the purpose of design rules.
• List 4 general design rules.
• State two measurement units used in geometry rules.
• Describe the geometry rules for width, spacing and projection width and their rationale.
![Page 3: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/3.jpg)
LEARNING OUTCOMES
By the end of this lecture, student should be able to:
• Define simulation in integrated circuit layout.
• Explain the 4 levels of simulation.
• Name a few computer sofware used in simulating circuits in the transistor-level and gate-level.
![Page 4: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/4.jpg)
INTEGRATED CIRCUIT LAYOUT
Definition:
Integrated circuit layout, also known IC layout,IC mask layout, or mask design, is therepresentation of an integrated circuit in termsof planar geometric shapes which correspond tothe patterns of metal, oxide, or semiconductorlayers that make up the components of theintegrated circuit.
![Page 5: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/5.jpg)
![Page 6: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/6.jpg)
INTEGRATED CIRCUIT LAYOUT
Definition:
IC layout is a drawing shapes showing metal tracking, location of n diffusion, p diffusion and polysilicon on the wafer.
Function:
determine the number, connection and floorplan of layers on the wafer according to theprescribed rules.
![Page 7: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/7.jpg)
INTEGRATED CIRCUIT LAYOUT
![Page 8: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/8.jpg)
![Page 9: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/9.jpg)
![Page 10: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/10.jpg)
![Page 11: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/11.jpg)
?
Schematic logic circuit diagramLayout
![Page 12: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/12.jpg)
STICK DIAGRAM
Schematic logiccircuit diagram Layout
Stick diagram
stick diagram is a simple diagram and is a means of capturing topography and layer information.Stick diagrams convey layer information through colour codes or monochrome encoding.
![Page 13: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/13.jpg)
STICK DIAGRAM
Schematic logiccircuit diagram
LayoutStick diagram
![Page 14: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/14.jpg)
STICK DIAGRAM
Schematic logiccircuit diagram
LayoutStick diagram
![Page 15: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/15.jpg)
STICK DIAGRAM
Schematic logiccircuit diagram
Stick diagram
![Page 16: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/16.jpg)
STICK DIAGRAM
![Page 17: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/17.jpg)
STICK DIAGRAM (EULER PATH)
Step 1 : Identify source and drain for each transistor.Step 2 : Draw Euler path for PUN and PDN.
(both path must go through transistors in same order.)Step 3 : Follow the Euler path to draw stick diagram.
![Page 18: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/18.jpg)
STICK DIAGRAM (EULER PATH)
Step 1 : Identify source and drain for each transistor.Step 2 : Draw Euler path for PUN and PDN.
(both path must go through transistors in same order.)Step 3 : Follow the Euler path to draw stick diagram.
![Page 19: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/19.jpg)
STICK DIAGRAM (EULER PATH)
Step 1 : Identify source and drain for each transistor.Step 2 : Draw Euler path for PUN and PDN.
(both path must go through transistors in same order.)Step 3 : Follow the Euler path to draw stick diagram.
![Page 20: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/20.jpg)
STICK DIAGRAM (EULER PATH)
Step 1 : Identify source and drain for each transistor.Step 2 : Draw Euler path for PUN and PDN.
(both path must go through transistors in same order.)Step 3 : Follow the Euler path to draw stick diagram.
?
![Page 21: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/21.jpg)
Draw the stick diagram for the following schematic CMOS logic circuit.
![Page 22: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/22.jpg)
Draw the stick diagram for the following schematic CMOS logic circuit.
![Page 23: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/23.jpg)
Draw the stick diagram for the following schematic CMOS logic circuit.
![Page 24: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/24.jpg)
DESIGN RULES
Layout
Stick diagram
• Allow translation of circuits (usually in stick diagram or symbolic form) into actual geometry in silicon.
• Interface between circuit designer and fabrication engineer.
![Page 25: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/25.jpg)
Stick diagram
![Page 26: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/26.jpg)
LAYER L-EDIT
p-substrate background
n-well N Well
p+ Active + P Select
n+ Active + N Select
gate Poly
Metal Metal1
connection L-EDIT
Active with Metal Active Contact
Poly with Metal Poly Contact
VDD
VSS
Poly
N Select
P Select
N Well
Active
P Select
N Select
FA
ActiveContact
PolyContact
![Page 27: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/27.jpg)
VDD
VSS
Poly
N Select
P Select
N Well
Active
N Select
P Select
FA
ActiveContact
PolyContact
![Page 28: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/28.jpg)
Is these layout producethe same gate?
Layout 1 Layout 2
VDD
VSS
A F
![Page 29: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/29.jpg)
Is these layout producethe same gate?
Layout 1 Layout 2
VDD
VSS
A F
![Page 30: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/30.jpg)
Is these layout producethe same gate?
Layout 1 Layout 2
VDD
VSS
A F
![Page 31: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/31.jpg)
DESIGN RULES
Layout for NANDStick diagram for NAND
?
![Page 32: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/32.jpg)
DESIGN RULES
Layout for NANDStick diagram for NAND
![Page 33: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/33.jpg)
DESIGN RULES
Layout for NORStick diagram for NOR
?
![Page 34: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/34.jpg)
DESIGN RULES
Layout for NORStick diagram for NOR
![Page 35: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/35.jpg)
CROSS SECTION OF INVERTER
![Page 36: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/36.jpg)
CROSS SECTION OF INVERTER
![Page 37: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/37.jpg)
DEFINITION OF DESIGN RULES
• A rule comprises of allowable features for designing Integrated Circuit using specific technology.
• The law about dimension of features used in integrated circuit design.
• Typical features are:• minimum size• width• connection• overlap• Spacing
• Two types of Design Rules• General Design Rules• Geometry Design Rules
• Lambda / scalable - L = 2• Micron / absolute
![Page 38: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/38.jpg)
TYPES OF DESIGN RULES
1. General Design RulesMain objective is to build reliably functional circuits in as small an area as possibleFour General Design Rules:i. Layout must be drawn in the smallest size
possible.ii. Avoid junctions in wide area to prevent current
lost.iii. Minimum number of cross path.iv. Contact must be at side of layout to prevent
cross between layer.
![Page 39: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/39.jpg)
TYPES OF DESIGN RULES
2. Geometry Design Rulesi. lambda based rules / scalable design rules
- known as scalable rules as they allow first order scaling. - Moving from one process to another requires only a change in .
i. micron based rules / absolute design rules- all sizes and spacing specified in microns.
- Rules don’t have to be multiples of . - Can result in 50% reduction in area over based rules. - Standard in industry.
![Page 40: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/40.jpg)
![Page 41: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/41.jpg)
![Page 42: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/42.jpg)
TYPES OF DESIGN RULES
Lambda based rules
![Page 43: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/43.jpg)
Draw these layout at whiteboard…
![Page 44: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/44.jpg)
![Page 45: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/45.jpg)
![Page 46: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/46.jpg)
![Page 47: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/47.jpg)
![Page 48: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/48.jpg)
![Page 49: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/49.jpg)
![Page 50: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/50.jpg)
![Page 51: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/51.jpg)
![Page 52: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/52.jpg)
TYPES OF DESIGN RULES
Lambda based rules- Wires
![Page 53: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/53.jpg)
TYPES OF DESIGN RULES
Lambda based rules- Select
![Page 54: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/54.jpg)
TYPES OF DESIGN RULES
Lambda based rules- Transistor
Wellgate
Active
![Page 55: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/55.jpg)
TYPES OF DESIGN RULES
Lambda based rules- active contact
![Page 56: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/56.jpg)
SIMULATION
![Page 57: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/57.jpg)
SIMULATION
![Page 58: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/58.jpg)
SIMULATION
Definition: the act of imitating the behavior of some situation or some system or environment in order to predict actual behavior.
6 level of simulation:i. Behavioral simulationii. Gate-level simulationiii. Switch-level simulationiv. Transistor-level or
circuit level simulation
http://iroi.seu.edu.cn/books/asics/Book/CH13/CH13.1.htm#pgfId=119950
High level simulation(more abstract)
toLow level simulation
(more detailed)
more accurate,more complex,
longer time to run
![Page 59: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/59.jpg)
BEHAVIORAL SIMULATION
One method models large pieces of a system as black boxes with inputs and outputs.
employs a high level of abstraction to model the design.
allows you to verify syntax and functionality without timing information
Example : four-bit addition operator
Software : VHDL or Verilog
![Page 60: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/60.jpg)
GATE SIMULATION
Penyelakuan aras get akan menerima dan mengeluarkan hanyalogik 1 atau logik 0. Masukan dan keluaran ini akan disemakdengan persamaan logik untuk memastikan ketepatanrekabentuk. Software : PSPICE, PROTEL, S-EDIT
![Page 61: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/61.jpg)
SWITCH SIMULATION
Penyelakuan ini menggunakan transistor sebagai suis/get logikmenjadi satu rangkaian suis transistor. Hasil yang diperolehi diaras ini adalah sama dengan aras get. Software : PSPICE, PROTEL, S-EDIT
![Page 62: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/62.jpg)
TRANSISTOR SIMULATION
more accuracy than provided by switch-level simulation.solve circuit equations exactly, given models for the nonlinear transistors, and predict the analog behavior of the node voltages and currents in continuous time.Costly in computer time.Software : PSICE, S-EDIT, PROTEL
![Page 63: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/63.jpg)
OTHER WAYS…
![Page 64: INTEGRATED CIRCUIT LAYOUT AND SIMULATION - - Get a](https://reader035.vdocuments.net/reader035/viewer/2022071601/613d48eb736caf36b75b838e/html5/thumbnails/64.jpg)
OTHER WAYS…