jan m. rabaey digital integrated circuits a design perspective
TRANSCRIPT
![Page 1: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/1.jpg)
Jan M. Rabaey
Digital Integrated CircuitsA Design Perspective
![Page 2: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/2.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Outline (approximate)
– Introduction and Motivation– The VLSI Design Process– Details of the MOS Transistor– Device Fabrication– Design Rules– CMOS circuits– VLSI Structures– System Timing– Real Circuits and Performance
![Page 3: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/3.jpg)
The First Computer
The BabbageDifference Engine(1832)
25,000 partscost: £17,470
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 4: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/4.jpg)
ENIAC - The first electronic computer (1946)
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 5: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/5.jpg)
Evolution in Complexity
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 6: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/6.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
What is “CMOS VLSI”?– MOS = Metal Oxide Semiconductor (This used to
mean a Metal gate over Oxide insulation)
– Now we use polycrystalline silicon which is deposited on the surface of the chip as a gate. We call this “poly” or just “red stuff” to distinguish it from the body of the chip, the substrate, which is a single crystal of silicon.
– We do use metal (aluminum) for interconnection wires on the surface of the chip.
![Page 7: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/7.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
CMOS:Complementary MOS
– Means we are using both N-channel and P-channel type enhancement mode Field Effect Transistors (FETs).
– Field Effect- NO current from the controlling electrode into the output FET is a voltage controlled current device BJT is a current controlled current device
– N/P Channel - doping of the substrate for increased carriers (electrons or holes)
![Page 8: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/8.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
N-Channel Enhancement mode MOS FET
– Four Terminal Device - substrate bias
–The “self aligned gate” - key to CMOS
![Page 9: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/9.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
VLSI:Very Large Scale Integration
Integration: Integrated Circuits» multiple devices on one substrate
How large is Very Large?– SSI (small scale integration)
7400 series, 10-100 transistors
– MSI (medium scale) 74000 series 100-1000
– LSI 1,000-10,000 transistors
– VLSI > 10,000 transistors
– ULSI/SLSI (some disagreement)
![Page 10: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/10.jpg)
Intel 4004 Micro-Processor
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 11: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/11.jpg)
Evolution in Transistor Count
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 12: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/12.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Scale Example
Consider a chip size of 20mm X 20mm Consider a transistor size of 2um X 2um
» With area for wires, etc. 1x108 transistors / chip Or - plot at 1 transistor : 1 mm
– 1 chip : 20 meter x 20 meter plot
![Page 13: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/13.jpg)
Intel Pentium (II) microprocessor
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 14: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/14.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
VLSI Design
– But the real issue is that VLSI is about designing systems on chips.
– The designs are complex, and we need to use structured design techniques and sophisticated design tools to manage the complexity of the design.
– We also accept the fact that any technology we learn the details of will be out of date soon.
– We are trying to develop and use techniques that will transcend the technology, but still respect it.
![Page 15: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/15.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
The Process of VLSI Design:Consists of many different representations/Abstractions of the
system (chip) that is being designed.– System Level Design– Architecture / Algorithm Level Design– Digital System Level Design– Logical Level Design– Electrical Level Design– Layout Level Design– Semiconductor Level Design (possibly more)
Each abstraction/view is itself a Design Hierarchy of refinements which decompose the design.
![Page 16: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/16.jpg)
Design Abstraction Levels
n+n+S
GD
+
DEVICE
CIRCUIT
GATE
MODULE
SYSTEM
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 17: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/17.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Help from Computer Aided Design tools
Tools» Editors» Simulators» Libraries» Module Synthesis» Place/Route» Chip Assemblers» Silicon Compilers
Experts» Logic design» Electronic/circuit
design» Device physics» Artwork» Applications - system
design» Architectures
![Page 18: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/18.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
New Design Methodologies
Methodologies which are based on:» System Level Abstractions v.s. Device
Characteristic Abstractions– Logic structures and circuitry change slowly over
time trade-offs do change, but the choices do not
» Scalable Designs– Layout techniques also change slowly.
But the minimum feature size steadily decreases with time (also Voltage, Die Size, etc.)
![Page 19: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/19.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Design Approaches– Custom
full control of design best results, slowest design time.
– Semi-custom (std cell) use Cell libraries from vendor cad tools, faster design time
– Gate Array fastest design time worst speed/power/density best low volume (worst high volume)
– EPLA/EPLD - FPGA - electrically programmable (in the field) -
![Page 20: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/20.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Close up of Intel Chip?
Time Magazine, July 1998
![Page 21: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/21.jpg)
Evolution in Speed/Performance
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 22: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/22.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
Technologies– Bipolar (BJT)
TTL, Schottky ECL I^2 L
– Dual Junction, current controlled devices MOS (FET unipolar)
» NMOS, PMOS» CMOS <== our course
– Single Junction voltage controlled devices GaAs (typically JFET’s) OEIC’s - MQW’s, Integrated Lasers,?
![Page 23: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/23.jpg)
Silicon in 2010
Die Area: 2.5x2.5 cmVoltage: 0.6 VTechnology: 0.07 m
Density Access Time(Gbits/cm2) (ns)
DRAM 8.5 10DRAM (Logic) 2.5 10SRAM (Cache) 0.3 1.5
Density Max. Ave. Power Clock Rate(Mgates/cm2) (W/cm2) (GHz)
Custom 25 54 3Std. Cell 10 27 1.5
Gate Array 5 18 1Single-Mask GA 2.5 12.5 0.7
FPGA 0.4 4.5 0.25
Digital Integrated Circuits © Prentice Hall 1995IntroductionIntroduction
![Page 24: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/24.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors
![Page 25: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/25.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors
8 inch
18 inch
![Page 26: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/26.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors
![Page 27: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/27.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors
![Page 28: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/28.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors
![Page 29: Jan M. Rabaey Digital Integrated Circuits A Design Perspective](https://reader035.vdocuments.net/reader035/viewer/2022081506/56649d145503460f949e8b5a/html5/thumbnails/29.jpg)
Introduction to VLSI Design © Steven P. Levitan 1998IntroductionIntroduction
SIA -National Technology Roadmap for Semiconductors