job sheet 7 gate half adder&full adder

Teknik Digital Hal1™ By Reza Renaldy Reza Renaldy Job Sheet 6 Tanggal : 7 November 2012 X TKJ-B Rangkaian Adder Instruktur : Bu Netty SMKN 1 Cimahi Pa Anton Tujuan: - Dapat merangkai half dan full adder - Dapat menganalisa cara kerja half dan full adder - Dapat membuktikan konsep half dan full adder Pendahuluan : Half adder adalah suatu rangkaian logika yang mempunyai 2 buah input dan 2 buah output yang berkerja berdasarkan hokum penjumlahan biner. Inputnya terdiri dari dari 2 buah bit bilangan biner yang akan ditambahkan, dan outputnya teridiri dari jumlah 2 buah bit tersebutdan 1 buah carry. Bila di jumlahkan duah buah bilangan biner yang jumlahnya lebih besar dari pada panjangnya satu bit, maka carry-nya harus dibangkitkan terlebih dahulu (satu ditambah satu akan menghasilkan jumlah yang sama dengan nol dan satu carry ). Bila menjumlahkan bit berikutnya, maka kemungkinan adanya sebuah carry dari penjumlahan sebelumnya harus diperhatikan. Full adder biner merupakan gabungan dua buah half adder dengan carry – carry – nya yang di OR – kandang sum dari half adder yang keduasebagai output. Peralatan: - IC 7408, 7432 dan 7486 - Trainer Digital - Kabel Jumper LangkahKerja : Half Adder 1. Rangkai seperti gambar dibawah ini!

Upload: reza0327

Post on 05-Aug-2015

48 views

Category:

Documents

8 download

Report

Download

Embed Size (px):

TRANSCRIPT

Page 1: Job Sheet 7 Gate Half Adder&Full Adder

Teknik Digital Hal1™ By Reza Renaldy

Reza Renaldy Job Sheet 6 Tanggal : 7 November 2012

X TKJ-B Rangkaian Adder Instruktur : Bu Netty

SMKN 1 Cimahi Pa Anton

Tujuan: - Dapat merangkai half dan full adder

- Dapat menganalisa cara kerja half dan full adder

- Dapat membuktikan konsep half dan full adder

Pendahuluan :

Half adder adalah suatu rangkaian logika yang mempunyai 2 buah input dan 2 buah

output yang berkerja berdasarkan hokum penjumlahan biner. Inputnya terdiri dari dari 2 buah bit

bilangan biner yang akan ditambahkan, dan outputnya teridiri dari jumlah 2 buah bit tersebutdan

1 buah carry.

Bila di jumlahkan duah buah bilangan biner yang jumlahnya lebih besar dari pada

panjangnya satu bit, maka carry-nya harus dibangkitkan terlebih dahulu (satu ditambah satu akan

menghasilkan jumlah yang sama dengan nol dan satu carry ). Bila menjumlahkan bit berikutnya,

maka kemungkinan adanya sebuah carry dari penjumlahan sebelumnya harus diperhatikan. Full

adder biner merupakan gabungan dua buah half adder dengan carry – carry – nya yang di OR –

kandang sum dari half adder yang keduasebagai output.

Peralatan: - IC 7408, 7432 dan 7486

- Trainer Digital

- Kabel Jumper

LangkahKerja :

Half Adder

1. Rangkai seperti gambar dibawah ini!

Teknik Digital Hal2™ By Reza Renaldy

2. Isi tabel di bawah berdasarkan rangkaian di atas !

3. Bangun seperti rangkaian di bawah !

TABEL OUTPUT

HALF ADDER

INPUT OUTPUT

Sa Sb L1 L2

0 0 0 0

0 1 1 0

1 0 1 0

1 1 0 1

Page 3: Job Sheet 7 Gate Half Adder&Full Adder

Teknik Digital Hal3™ By Reza Renaldy

4. Berdasarkan rangkaian di atas, isi tabel di bawah !

5. Apakah full adder berikut ini mengikut ikaidah dari pada penjumlahan

secara biner ?

TABEL OUTPUT FULL ADDER

INPUT OUTPUT

Sa = A Sb = B Sc =

Carry

L1 =

Sum

L2 =

Carry

0 0 0 0 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 `1 0 0 1

1 1 1 1 1

Page 4: Job Sheet 7 Gate Half Adder&Full Adder

Teknik Digital Hal4™ By Reza Renaldy

Bukti :

Half Adder

-Jika Input 00 -Jika Input 01

-Jika Input 10 -Jika Input 11

Full Adder

-Jika Input 000 -Jika Input 001

Teknik Digital Hal5™ By Reza Renaldy

-Jika Input 010 -Jika Input 011

-Jika Input 100 -Jika Input 101

-Jika Input 110 -Jika Input 111

PUNE VIDYARTHI GRIHA'S 2019-20 COLLEGE OF ENGINEERING & … · Half- Adder, Full Adder, Half Subtractor, Full Subtractor, Binary Adder (IC 7483), BCD adder, Look ahead carry generator,

Gate Level Design. Outline Introduction Analysis Procedure Design Methods Gate-level (SSI) Design Half Adder Full Adder BCD-to-Excess-3

DEPARTMENT OF ELECTRONICS ENGINEERING · 6. Design the layout of a CMOS NAND gate and simulate using Microwind. CO3 7. Design half adder-gate using microwind schematic and draw its

1-bit Half Adder 1 - Undergraduate Coursescourses.cs.vt.edu/~cs2504/fall2008/Notes/PDF/L17.LogicDesign.pdf · 1-bit Half Adder Logic Design 1 Let's make a 1-bit adder ( half adder)

Alu half full adder

Incorporation of Reduced Full Adder and Half Adder into ...file.scirp.org/pdf/CS_2016072216085240.pdf · It has 15-full adders and 17-half adders. As the ripple carry adder is used

Chapter # 1: digital circuits - LaBRI · Adder half adder ↓ full adder (FA) ... Here we consider a decimal adder for BCD code

What Are a Half Adder and a Full Adder

LOGIC DIAGRAM: HALF ADDER - chettinadtech.ac.inchettinadtech.ac.in/storage/12-07-09/12-07-09-15-28-30-1582-Devil... · LOGIC DIAGRAM: HALF ADDER ... A half adder has two inputs for

7ALU, Half-full Adder, Ripple Carry Adder

Half adder layout design

Laxmi Institute of Technology , Sarigam · Half and full Adder – Half and full Subtracter – Binary parallel adder– BCD Adder, Decimal adder – Magnitude comparator – Encoders

ADDER, HALF ADDER & FULL ADDER

Government Polytechnic Mumbai Department of ... · PDF fileGovernment Polytechnic Mumbai Department of Instrumentation Engineering ... 5.1 Half adder, full adder 5.2 Half subtractor

Transfer (Tri-State) Gate + Inverter MCUTRI 2 4070 Exclusive OR/NOR Gate MCUEXORN 3 4077 Arithmetic Half Adder + Inverter MCUHAD 4 Full Adder MCUFAD 7 4008 Registers & Latches Set-Reset

1. a. Explain full adder. Design its truth table. b ...2 Half Subtractors and an OR gate is required to implement a Full Subtractor. 3. a) Explain working principle of parallel adder

Es. 05 Addizionatori (Half Adder, Full sommatori a n bit ...homes.di.unimi.it/frosio/Lessons/AY2009-2010-Architettura/Download... · • Si utilizzino i moduli Half Adder / Full Adder

Explain Half Adder and Full Adder with Truth Table

Topics Adders Half Adder Full Adder Subtracter Half Subtracter Full Subtracter Comparators Multiplexer-Demultiplexer (MUX-DEMUX) Encoder- Decoder

Leakage Power Reduction in 5-Bit Full Adder using Keeper ....pdf · calculate power consumption of Half Adder, Full Adder using Domino logic, Transmission Gate, Keeper and Footer

Digital Circuit And System-II No… · Consider example of a Full-adder which is the top-level module, being composed of three lower level modules i.e. Half-Adder and OR gate. example

INSTITUT NATIONAL DES SCIENCES APPLIQUÉES Study & …srv-sicard/microwind/...NAND gates and the layout we made: XOR gate : XOR scheme : Half-adder layout: Finally, we made the half-adder

Course Topics - Outline - BIUengineering.biu.ac.il/files/engineering/shared/Lecture_9_Gate... · ... Half Adder module half_adder ... in1, in2) ; // 2-input NAND Gate or gate2 (out

1. 2 Figure 10.1 Truth table and schematic diagram for a binary half-adder. 10.1 Simple Adders Half-adder

Adders Half-adder Adds two bits Produces a sum and carry Problem: Cannot use it to build larger inputs Full-adder Adds three 1-bit values Like half-adder,

Half Adder BAsics, Full Adder BAsics

10. Half-full Adder

Circuit Nanotechnology: QCA Adder Gate Layout Designs

Half adder and full adder

Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder

Design of an Energy Efficient Half Adder, Code convertor ... · PDF fileDesign of an Energy Efficient Half Adder, Code convertor and Full Adder in 45nm CMOS Technology ... blocks using

Half Adder

UCA15E51 DLF-UNIT 5 Half Adder and Full Adder · 2018. 9. 27. · UCA15E51 DLF UNIT-5 NOTES Page 1 UCA15E51 DLF-UNIT 5 Half Adder and Full Adder An adder is a digital circuit that

Optical half-adder and half-subtracter employing the ...olab.physics.sjtu.edu.cn/papers/2015/07 HWJiang_OE_2015.pdf · Optical half-adder and half-subtracter employing the Pockels

Design & Simulation of Half Adder Circuit Using AVL ... · MOS characteristic and ... Circuit Diagram of Half Adder using CMOS Design Fig2.2: Layout cell of Half Adder using CMOS