ka – rechnerarchitektur i...

17
Prof. G. Staib BA - Lörrach / WI KA – Rechnerarchitektur I _____________________________________________________________________________ _______________ ____________________________________________________________________________________________ 10/00 orlesungsübersicht (1. Semester) Grundbegriffe der Datenverarbeitung •Geschichtliche Entwicklung •Begriffe (Aufgabe und Einteilung der Rechenanlagen) •Rechnerprinzipien •Zahlensysteme und ihre Bedeutung Komponenten und ihre Funktion •Prozessor •Speicherarten und Grundprinzip •Bussysteme •Rechnerperipherie

Upload: mariele-ratke

Post on 05-Apr-2015

123 views

Category:

Documents


1 download

TRANSCRIPT

Page 1: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Vorlesungsübersicht (1. Semester)•Grundbegriffe der Datenverarbeitung

•Geschichtliche Entwicklung•Begriffe (Aufgabe und Einteilung der Rechenanlagen)•Rechnerprinzipien•Zahlensysteme und ihre Bedeutung

•Komponenten und ihre Funktion•Prozessor•Speicherarten und Grundprinzip•Bussysteme•Rechnerperipherie

Page 2: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Speicher• Hauptspeicher

• Phys. Speicher• Arbeitsspeicher

• Phys. Speicher• Virtueller Speicher

• Cache Speicher• 1. Level• 2. Level• Plattencache

Page 3: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme (im Vergleich / Weiterentwicklung)

• ISA (Industry Standard Architecture)– 20 / 8 bit (ISA 8)– 24 /16 bit (ISA 16)– 8,33 MHz

• EISA (Extended ISA)– 32 / 32 bit– 8,33 MHz (33 Mbyte/s [8,33MHz x 32 bit / 8 bit]

Page 4: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme (im Vergleich / Weiterentwicklung)

• MCA (Micro Channel Architecture)– 32 / 32 bit– 14,3 MHz

• VLB (VESA Local Bus)– 32 / 32 bit– 40 MHz

• PCI (Peripheral Component Interconnect)– 32 / 32 bit– 33 MHz (133 Mbyte/s)– Erweitert auf 64 bit Daten und 66 MHz (528 Mbyte/s)

Page 5: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme (im Vergleich / Weiterentwicklung)

• USB (Universal Serial Bus)

– Seriell

– 4 – Draht (2 Datenleitungen verdrillt, +5 V, Masse) - Abschirmung

Page 6: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme (im Vergleich / Weiterentwicklung)

• USB (Universal Serial Bus)

– Max. 127 Geräte

– USB 1.1

• 12 Mbit/s (je Gerät 6 Mbps – Overhead = 0,6 Mbyte/s)

– USB 2.0

• Soll 480 Mbps können

Page 7: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme

USB

Page 8: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme

USB

Page 9: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme

USB

Page 10: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme (im Vergleich / Weiterentwicklung)

• Firewire (IEEE-1394 / iLink)

– 400 Mbps (1999)

– 800 Mbps (2000 ?)

– 3200 Mbps (derzeitiges Ziel)

– Kabel

• 2 verdrillte und abgeschirmte Leitungen für Daten

• 2 verdrillte und abgeschirmte Leitungen für Takt

• 2 Leitungen für Stromversorgung

• Abschirmung

Page 11: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Bussysteme

Firewire

Page 12: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

AGP

The Accelerated Graphics Port (AGP or A.G.P.) is a high

performance, component level interconnect targeted at 3D

graphical display applications. A.G.P. is based on a set of

performance extensions or enhancements to the PCI bus.

Page 13: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

AGP

Reducing costs by moving graphics data to main memory is

the primary motivation for the A.G.P., which is designed to

provide a smooth, incremental transition for today’s PCI

based graphics vendors as they develop higher performance

components in the future.

Page 14: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Prinzip: Intel – Pentium 4

Page 15: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Prinzip: Intel – Pentium 3

Page 16: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Prinzip: AMD - Athlon

Page 17: KA – Rechnerarchitektur I ____________________________________________________________________________________________ ____________________________________________________________________________________________

Prof. G. Staib BA - Lörrach / WI

KA – Rechnerarchitektur I ____________________________________________________________________________________________

____________________________________________________________________________________________

10/00

Flyn‘sche Taxometrie

•SISDPrincetown (von Neumann) Architektur

Harvard Architektur

•SIMDVektor Rechner

•MIMDParallel Rechner