l2 cal status vadim rusu for the magnificent l2cal team

Download L2 CAL Status Vadim Rusu For the magnificent L2CAL team

If you can't read please download the document

Upload: alexander-heath

Post on 19-Jan-2018

214 views

Category:

Documents


0 download

DESCRIPTION

L2 CAL status 3 The design L1CAL Dirac Board Calorimeter L2 CPU L2 Decision Crate 10-bits Energy/Tower 8-bits Global L2 Decision L2CAL Cluster Finder Dcas New Hardware Path L2 CPU Muon/XTRP/L1/SVT/XCES  Add new hardware to send the towers straight to the L2 PC  Get new PC for better performance (about time anyway)  Everything to be commissioned parasitically

TRANSCRIPT

L2 CAL Status Vadim Rusu For the magnificent L2CAL team L2 CAL status 2 The goal Improve the L2 MET resolution so that we can run at lower MET at L2 L1 only uses 8/10 bits No L2 calculation in the current system Change the jet clustering so that we can control the rates at high luminosity Current L2 clustering pacman style MET+2 JETS JET40 L2 CAL status 3 The design L1CAL Dirac Board Calorimeter L2 CPU L2 Decision Crate 10-bits Energy/Tower 8-bits Global L2 Decision L2CAL Cluster Finder Dcas New Hardware Path L2 CPU Muon/XTRP/L1/SVT/XCES Add new hardware to send the towers straight to the L2 PC Get new PC for better performance (about time anyway) Everything to be commissioned parasitically L2 CAL status 4 The project An international mini-collaboration Fermilab Chicago Madrid Padova Penn Pisa Purdue Started Oct 2006 Completed - ASAP L2 CAL status 5 The know-how Use PULSARs as receivers for the LVDS data from DIRAC Need to interface the 40 bit cables with the PULSAR Build Mezzanine card Serialize the data in Slink format Receive on PC through Slink-PCI boards TIMING GOAL ~ 20 us Pulsar Crate (6) 40-bit CDF_clk (132 ns) 6 slink outputs 6 slink outputs Slink merger Pulsars (8) PC Data transfer latency on average within ~10 us 40 Mhz Pulsar Crate (6) 80 MhZ 40 MhZ Clustering timing ~ 10 us Pulsar Crate (6) 6 slink outputs 80 MhZ 96 LVDS cables L2 CAL status 6 The tool FPGA Altera LVDS Connector Pulsar side 40 EM HAD 10bits x4 = cdfclk (132ns) input data per cable JTAG Pulsar front panel 160 CMC Connectors to the pulsar L2 CAL mezzanine card L2 CAL status 7 The tool Built at UC in record time Thanks Henry and e-shop Tested and commissioned revision 1.0 over the holidays Worked out of the box Ted makes good for the bet he lost. L2 CAL status 8 The pieces Mezzanine design Laura Testing/Checkout Lucas, Miguel Firmware Marco, Laura FER code Massimo, Laura Simulation package Simone D., Gene F. Monitoring Giorgio + Simone P., Michael Wojtek/Carla consulting PC infrastructure and algo Gene + Kristian Hahn consultant PC interface Anadi Preparing the celebrations (parties, happy hours, etc) myself L2 CAL status 9 The status Boards arrive over the month of February Mezzanine, Slink, AUX (Henry UC) Front panels and strain relief (Richard UC) Pulsars (Paola Pisa) Cables 80% in hand Cable map (thanks JDL) Software final testings Firmware stage 1 ready to go L2 CAL status 10 The plan Start splitting the cables one DCAS crate at a time starting next week Have half the DCAS system split and parasitically running by the end of February March have all system running parasitically April new trigger tables May Project completed 10 bit MET resolution New Jet algorithm (cone based) L2 CAL status 11 The future The L2 CAL trigger will be a very versatile system What the new L2CAL will provide: 10 bit MET at L2 Better L2 jet position L2 jet closer to offline jets What else? Angular correlations (jets, MET) Track jet matching Dijet mass New paradigm: Your offline analysis code can be implemented in the trigger Use the L2 CAL simulation to do studies that will improve the trigger selection Already starting on this in the context of HTTF L2 CAL status 12 THE END