master slave jk flip flop & t flip flop

13
SARDAR VALLABHBHAI PATEL INSTITUTE OF TECHNOLOGY Electrical Department

Upload: qwerty7696

Post on 11-Apr-2017

128 views

Category:

Education


8 download

TRANSCRIPT

Page 1: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

SARDAR VALLABHBHAI PATEL INSTITUTE OF TECHNOLOGY

ElectricalDepartment

Page 2: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

TOPIC: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP…

PREPARED BY: NAME EN.NO

Smit shah 96

Page 3: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Flip-Flops• The latch circuits presented thus far are not appropriate

for use in synchronous sequential logic circuits. • The possibility of two cascaded combinational circuits

feeding each other, generating oscillations and unstable transient behavior can be controlled by using a special timing control signal called a clock.

• The clock can then be used to restrict the times at which the states of the memory elements may change thus preventing the unstable behavior just described.

Page 4: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Clock Signal

Sequential logic circuits have memory Output is a function of input and present stateSequential circuits are synchronized by a periodic “clock” signal

Page 5: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Master-Slave JK Flip-Flop

• The output state of a master-slave SR flip-flop is undefined upon returning the control input to 0 when S = R = 1.– Necessary to avoid this condition.

• Master-slave JK flip-flop allows its two information input lines to be simultaneously 1.– Results in toggling the output of the flip flop.

Page 6: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Master-Slave JK Flip-Flop

• Assume in 1-state, C = 0, J = K = 1.– Due to feedback, the output of the J-gate is 0, output of K-gate is 1.– If clock is changed to C = 1 then master is reset.

• Assume in 0-state, C = 0, J = K = 1.– Due to feedback, the output of the J-gate is 1, output of K-gate is 0.– If clock is changed to C = 1 then master is set.

• 1 on J input line, 0 on K input line sets the flip-flop. – If in 1-state, unchanged b/c S,R set to 0.– If in 0-state, S set to 1, R set to 0.

• 0 on J input, 1 on K input line resets the flip-flop. Why?

Page 7: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Master-Slave JK Flip-Flop

Page 8: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

Timing Diagram forMaster-Slave JK Flip-Flop

Page 9: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

T (toggle) Flip-flop• It’s a complementing flip-flop• It can be made using JK flip-flop or D flip-

flop.• If made using JK flip-flop– Inputs J & K are tied together– T=0, J=K=0, No Change in Q– T=1, J=K=1, Q = Q’

• If made using D flip-flop– Q = D = T XOR Q = TQ’ + T’Q

Page 10: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP
Page 11: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP
Page 12: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP
Page 13: MASTER SLAVE JK FLIP FLOP & T FLIP FLOP

THANK YOU