mde based fpga physical design fast prototyping with smalltalk
DESCRIPTION
MDE based FPGA physical Design Fast prototyping with Smalltalk. Ciprian Teodorov, Loïc Lagadec [email protected] Lab-STICC MOCS UMR 3192. FPGAs. “Flexible” hardware Time to market. Hard to program Hard to debug. Compute node. i1. µP. LUT. I1-i2. E/S. LUT. LUT. i2. LUT. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/1.jpg)
MDE based FPGA physical DesignFast prototyping with Smalltalk
Ciprian Teodorov, Loïc Lagadec
Lab-STICC MOCS UMR 3192
![Page 2: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/2.jpg)
FPGAs
Compute node
Programmable interconnection
I1+i2i1
i2
LUT LUT
LUT
LUTLUTLUT
LUT
i1
i2I1-i2
LUT
LUT E/S
µP
“Flexible” hardwareTime to market
Hard to programHard to debug
![Page 3: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/3.jpg)
FPGAs
“Flexible” hardwareTime to market
Hard to programHard to debug
EDA required !
•C to circuit
•Debug
•Benchmarking
![Page 4: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/4.jpg)
Our Smalltalk-based EDA legacy
![Page 5: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/5.jpg)
Legacy backfires
Early developments (MADEO) started in 1996
Fast evolving domain (Moore + Murfy)
Refactoring is not enough to keep in the race
We have to re-design our framework
![Page 6: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/6.jpg)
New direction
We need to shift from a generic solution to be tailored on demand
Toa repository of model, algorithms, components
In order to deliver PerformancesScalabilityFlexibilityDurability
![Page 7: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/7.jpg)
LEGACY
![Page 8: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/8.jpg)
Front end
High level synthesis (compilation)
Ressources allocation (logic synthesis)
C code
Circuit
![Page 9: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/9.jpg)
Programming an FPGA in 4 steps
![Page 10: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/10.jpg)
TestbenchesHW
Prototype
Compilation Simulation Validation
Exploration
Application Compiler TestbenchesHW
PrototypeSynthesizer
Synthesis/Compilation Simulation Validation
P&R Bitstreamgenerator
ConfigurationController
10
Spécification ArchitectureSpécification Architecture
ArchitecturespecificationArchitecturespecification
ADLDescription
ADLDescription
ADL Based EDA generators
![Page 11: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/11.jpg)
Zone
Resources
ADLDescription
ADLDescription
Bitstreammodel
Bitstreammodel
Resourcemodel
Resourcemodel
BistreamBistream ArchitectureVHDL
ArchitectureVHDL
Configurationcontroller
Configurationcontroller
Simulation & synthesisSimulation & synthesis
Configurationmodel
Configurationmodel
Reconfigurable zones
description
Reconfigurable zones
description
Prototype
ZoneZone
Context
11
Behavioralcode
Our flow
![Page 12: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/12.jpg)
12
Some examples
![Page 13: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/13.jpg)
RE-DESIGN
![Page 14: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/14.jpg)
Goal oriented view extraction
![Page 15: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/15.jpg)
Tool engine
![Page 16: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/16.jpg)
Models as common vocabulary
![Page 17: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/17.jpg)
Combinational circuit modeling
![Page 18: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/18.jpg)
Target modeling
![Page 19: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/19.jpg)
Re-design / copy down
![Page 20: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/20.jpg)
CONCLUSION
![Page 21: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/21.jpg)
Let’s try to summarize
Succes: target, tool flow
![Page 22: MDE based FPGA physical Design Fast prototyping with Smalltalk](https://reader035.vdocuments.net/reader035/viewer/2022070413/56814c2b550346895db93150/html5/thumbnails/22.jpg)
Conclusion
Future work: Tools integration (eg Mondrian integration)Performances improvementTest coverageAlgorithm pick and play GUI
Thank you for your attention