modeling of local oxidation processes - silvaco · pdf fileisolation processes in the vlsi...

42
Modeling of Local Oxidation Processes

Upload: nguyendat

Post on 27-Mar-2018

227 views

Category:

Documents


4 download

TRANSCRIPT

Page 1: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

Modeling of Local Oxidation Processes

Page 2: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Introduction

Isolation Processes in the VLSI Technology

Main Aspects of LOCOS simulation

ATHENA Oxidation Models

Several Examples of LOCOS structures

Calibration of LOCOS effects using VWF

Field Oxide Thinning Effect

Pad Oxide Punch Through Effect

Integrated Topography and In-Wafer Simulation of

Self-Aligned LOCOS/Trench technology (SALOT)

- 2 -

Page 3: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Isolation Processes in the VLSI Technology

Separate devices in VLSI circuits should be effectively isolated

from each other

One of the main aspects of miniaturization is shrinkage of isolation

areas without degradation of isolation characteristics (leakage

current, parasitic threshold

voltage, etc.)

Review of various isolation technologies can be found in:

S.Wolf “Silicon Processing for the VLSI Era”, Vol.2, Chap.2. (Lattice Press, 1990)

- 3 -

Page 4: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Isolation Processes in the VLSI Technology (con’t)

LOCOS and its numerous variations

Non-LOCOS Isolation

Trench and refill

Selective Epitaxy Growth (SEG)

Silicon-On-Insulator (SOI)

Combination methods: LOCOS with trench, SOI with LOCOS, etc.

- 4 -

Page 5: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Main aspects of LOCOS Simulation

The oxide thickness and shape

The bird’s beak length and shape

The redistribution of the channel-stop dopant

Stress induced in silicon during the LOCOS process

ATHENA successfully handles all four aspects for variety of

LOCOS structures

- 5 -

Page 6: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

ATHENA Oxidation Models

Compress (stresses are not taken into account)

Can be used for all cases but may fail to accurately predict shape and

dimensions of LOCOS

Viscous (Stress in oxide and nitride are included)

Capable of predicting actual bird’s beak shapes and stress induced

effects

Needs serious parameter calibration efforts

Much slower than compress method

- 6 -

Page 7: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Examples of LOCOS Structures

Semi-recessed and fully recessed LOCOS (Figure 1)

Polybuffered LOCOS (PBL) (Figure 2 and Figure 3)

Sealed-Interface Local Oxidation (SILO) (Figure 4)

Sidewall-Masked Isolation (SWAMI) (Figure 5 and Figure 6)

- 7 -

Page 8: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Semirecessed ad Fully Recessed LOCOS

- 8 -

Page 9: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Polybuffered LOCOS Initial and Final Structure

- 9 -

Page 10: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Poly-Buffered LOCOS

- 10 -

Page 11: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Initial and Final SILO Structure

- 11 -

Page 12: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Initial and Final SWAMI Structure

- 12 -

Page 13: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Stresses in the SWAMI Process

- 13 -

Page 14: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Calibration of LOCOS Effects Using VWF

Several effects typical in LOCOS cannot be simulated without

taking stress into account

decreasing of bird’s beak length (BBL) with increasing of nitride

thickness

thinning of isolation oxide with narrowing of mask window

pad-oxide punch through for narrow patterned nitride

Global calibration of the model parameters using VWF is needed

to predict these effects for different combination of process

parameters (e.g.. temperature, nitride thickness and width, pad

oxide thickness)

- 14 -

Page 15: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Calibration of LOCOS Effects Using VWF (con’t)

Some calibration results were published in “Simulation Standard”,

Aug.,1995

Figure 7 shows target parameters which can be used in calibration

Calibration parameters include

mechanical properties of oxide and nitride: viscosity, Young modulus,

etc.

empirical parameters of stress-dependent model:

Vd - activation volumes for oxidant diffusivity

Vc - activation volume for viscosity

Vr - activation volume for oxidation rate

- 15 -

Page 16: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Geometrical Parameters of Birds Beak

- 16 -

Page 17: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Calibration of LOCOS Effects Using VWF (con’t)

It was found by independent experiments that temperature dependence of oxide and nitride viscosity could be presented as follows

material oxide visc.0=5.1 visc.E=3.48

material nitride visc.0=5.96e5 visc.E=2.5625

Response Surface Models for normalized nitride deflection and normalized BBL were build using a structural Design of Experiment

Split parameters were oxidation temperature T, nitride thickness Tnit, as well as model parameters Vd, Vc, and Vr

One of the Response Surface Model (RSM) sections is shown in Figure 8

- 17 -

Page 18: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

RSM for Normalized Bird’s beak Length

- 18 -

RSM for Normalized Bird’s Beak Length

Data from VWF Experiment

100 200 300 400 500 600 700 800

10

20

30

40

50

60

oxide Vc

oxid

e V

d

normbbl

0.552

0.62

0.689

0.757

0.825

0.894

0.962

1.03

1.1

Page 19: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Calibration of LOCOS Effects Using VWF (con’t)

The following shows how BBL and nitride deflection depend on

nitride thickness

It is seen that the RSM simulation results obtained with default

model parameters do not match experimental points

VWF Production Tools allow to manual variations of the input

parameters of the RSM with instant graphics of the output.

Figure 10 shows that even using manual calibration much better agreement with experimental points could be achieved

- 19 -

Page 20: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Regression Model Overlay

- 20 -

REGRESSION MODEL OVERLAY

Default Values of Viscouse Model Parameters

0.08 0.1 0.12 0.14 0.16 0.18 0.2

0

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

nitride thick

normbbl

deflect

Page 21: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Regression Model Overlay

- 21 -

REGRESSION MODEL OVERLAY

Optimized Values of Viscouse Model Parameters

0.08 0.1 0.12 0.14 0.16 0.18 0.2

0

0.1

0.2

0.3

0.4

0.5

0.6

0.7

0.8

nitride thick

normbbl

deflect

Page 22: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Field Oxide Thinning Effect

Higher chip density of modern ULSI technology demands

shrinkage of isolation areas

The field oxide thinning effect shown in the figure on page 23

brings about increasing concern to technology designers

It is seen that the narrower nitride window the more stress-

induced retardation of the oxidation rate occurs in the center of

the field area

The figure oh page 24 shows that simulation accurately predicts this effect

- 22 -

Page 23: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Field Oxide Thinning Effect

- 23 -

ATHENA

Field Oxide Thinning Effect

-1 -0.5 0 0.5 1

-0.2

0

0.2

0.4

Microns

Mic

rons

04.str

08.str

15.str

Page 24: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Field Oxide Thinning Effect

- 24 -

Field oxide thinning effect for different nitride thicknesses. Experiment for

nitride thickness 0.1 micron (P.Coulman et.al., Proc. of 2nd

Int. Symp. on VLSI Sci. & Tech., p.759, 1989.)

Page 25: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Pad Oxide Punchthrough Effect

It was found experimentally that bird’s beak deflection is quite

sensitive to patterned nitride width

It has a minimum when nitride width decreased to ~0.6 microns

and then suddenly increases when nitride width decreases further

(Figures on page 26 and 27)

This effect could be explained as follows

The highest stresses are built where the highest angle (or curvature) of

deflection occurs

These stresses retard the local oxidation process

When oxidation continues the position of maximum stresses moves

toward center of the nitride

In case of a narrow nitride the stresses are overcome by oxidant diffusion at some moment after which stresses diminish rapidly and

oxide is growing without any obstacles

- 25 -

Page 26: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Pad Oxide Punchthrough Effect

- 26 -

ATHENA

Pad Oxide Paunchthrough Effect

-0.8 -0.4 0 0.4 0.8

-0.4

-0.2

0

0.2

0.4

Microns

Mic

rons

p02.str

p04.str

p06.str

p10.str

Page 27: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Pad Oxide Punch-Through Effect

- 27 -

Normalized nitride deflection versus patterned nitride width for different nitride

thicknesses (1000 C, 90 minutes, pad oxide 0.015 micron).Experiment: P.U.

Kendale et.al., IEDM Tech. Digest, p.479, 1993.

Page 28: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Integrated Topography and In-Wafer Simulation of

Self-Aligned LOCOS Trench (SALOT) Technology

STEP 1. The initial stack of pad oxide (11nm)/ polysilicon(70 nm) /

Silicon nitride (200 nm)is defined the same way as for

conventional PBL process

STEP 2. The width of the narrow field region is only 0.3 microns,

therefore stress-dependent viscous oxidation model is used here

to predict the Field Oxide Thinning Effect for this structure.The

mesh used and result of the oxidation are shown in the figure on

the following page

- 28 -

Page 29: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: PBL Isolation

- 29 -

Page 30: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Integrated Topography and In-Wafer Simulation of

SALOT Technology (con’t)

To accurately simulate subsequent trench formation steps

structure was completely re-meshed using DevEdit (Figure page

31)

STEP 3. Polysilicon spacers were formed using CVD deposition

with subsequent anisotropic etching.

STEP 4. To achieve self-aligned trench only in the narrow region

other areas were masked off (Figure page 32)

- 30 -

Page 31: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Trench Grid Formation

- 31 -

Page 32: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Poly-Si Spacer amd Trench

Masking

- 32 -

Page 33: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Integrated Topography and In-Wafer Simulation of

SALOT Technology (con’t)

STEP 5: plasma etching of exposed LOCOS (Figure page 34). It

was simulated using the plasma etching module of ATHENA

The module calculates energy-angular distribution of ions

emerging from plasma using a Monte Carlo calculation. The etch

rate in each point is proportional to the ion flux with shadowing

and mask erosion taken into account

The width and shape of etch opening depend on plasma

characteristics (temperature, density, etc) as well as on position

and shape of the spacers

- 33 -

Page 34: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: After Anisotropic Etching of

LOCOS

- 34 -

Page 35: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Integrated Topography and In-Wafer Simulation of

SALOT Technology (con’t)

STEP 6 is photo mask removal and plasma etching of the 300 nm

trench in silicon (Figure page 36)

In order to illustrate advanced capabilities of ATHENA a sidewall

implant step has be added (Figure page 37)

- 35 -

Page 36: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Plasma Etching of Trench

- 36 -

Page 37: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Side Wall Implantation

- 37 -

Page 38: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Integrated Topography and In-Wafer Simulation of

SALOT Technology (con’t)

STEP 7 is thermal oxidation of the trench with moderate diffusion

of just implanted impurity (Figure page 39)

STEP 8. The trench is filled with oxide. Simple conformal

deposition was used in the simulation (Figure page 40)

STEP 9 is planarization of the field oxide SALOT process using

Chemical Mechanical Polishing (CMP). Silicon nitride is served as

a masking layer

This step was simulated using CMP module of ATHENA with polishing rate of nitride 3 times smaller than that of oxide. (Figure

page 41)

- 38 -

Page 39: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Trench Oxidation

- 39 -

Page 40: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Trenched Filled with CVD Oxide

- 40 -

Page 41: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

SALOT Technology: Planarization Using CMP

- 41 -

Page 42: Modeling of Local Oxidation Processes - Silvaco · PDF fileIsolation Processes in the VLSI Technology Main Aspects of LOCOS simulation ATHENA Oxidation Models Several Examples of LOCOS

LOCOS Modeling

Conclusion

ATHENA could be successfully used for simulation of different

LOCOS geometries

Stress-dependent model should be used to predict some small CD

effects

The model should be extensively calibrated

It is shown that VWF could be successfully used for such calibration

- 42 -