module 1 - week 1 slides

33
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 1

Upload: flashdomain

Post on 21-Dec-2014

162 views

Category:

Documents


1 download

DESCRIPTION

 

TRANSCRIPT

Page 1: Module 1 - Week 1 slides

ECE 353Introduction to Microprocessor Systems

Michael J. Schulte

Week 1

Page 2: Module 1 - Week 1 slides

TopicsIntroductionTechnology TrendsCourse AdministrationMicroprocessor Systems OverviewOrganization of Microprocessor Systems

Page 3: Module 1 - Week 1 slides

IntroductionInstructor Michael J. Schulte ([email protected], 262-

0206) Office Hours:

Monday, Wednesday: noon-1:30pm in 4619EH Other times by appointment

Teaching Assistants Bret Martin ([email protected])

Office hours: Friday: noon-1:00pm in B630EH

Inge Yuwono ([email protected]) Office hours:

Tuesday: 4:00-5:00pm in B630EH

Page 4: Module 1 - Week 1 slides

Digital Technolgy

For technology trends and challenges see International Technology Roadmap for Semiconductors (ITRS) website at:

http://public.itrs.net/

Page 5: Module 1 - Week 1 slides

Complexity Growth Source (Copp, Int. AOC EW Conf., 2002)

Page 6: Module 1 - Week 1 slides

Reliability and CostReliability VLSI circuits are more reliable than ever—

How do we continue on this path?

Cost Products are more affordable as cost of

digital components is dropping 2 MB flash memory ($2800.00, 1988) 256 MB flash memory ( $55.00, 2003)

Must continue to contain the cost

Page 7: Module 1 - Week 1 slides

Course AdministrationText / Class Notes / Web ResourcesCourse SupplementCourse Objectives Bloom’s Taxonomy

Examinations and Grading (Q&A)Documentation StandardsReference Information Available on course homepage and at

Bob’s copy shop

Page 8: Module 1 - Week 1 slides

Course Boot-UpDiscussion Section: Originally on R from 5:00 to 6:00pm How about on W from 5:00 to 6:00pm? Midterm exams also on W from 5:00 to

6:30pm?

Tentative Tutorial ScheduleAssignments Read Chapters 1, 2.1-2.6 Homework #1 will be due Wednesday,

February 2nd (assigned early next week)

Page 9: Module 1 - Week 1 slides

P Systems Overview

Page 10: Module 1 - Week 1 slides

P Systems OverviewEmbedded Systems and Applications Embedded microprocessors account for about

94% of all microprocessor sales. Embedded microprocessors extend over a

much larger performance range than PC’s. Terminology

GP Systems vs. Embedded Systems What are the key design parameters?

P System StructureEmbedded System Design Flow Why have a structured design flow?

Page 11: Module 1 - Week 1 slides

P Systems Overview

Page 12: Module 1 - Week 1 slides

P Systems Overview

*Semiconductor Industry Association(SIA projects 1 billion transistors produced per person by 2008.)

Page 13: Module 1 - Week 1 slides

1 Requirements Analysis

User needs

2 Specification

3 System Architecture

4 HW Design

5 HW Implementation

6 HW Testing

4 SW Design

5 SW Implementation

6 SW Testing

7 System Integration

8 System Validation

9 O & M, Evolution

Page 14: Module 1 - Week 1 slides

Why the 80C188EB?Many possible devices to study (or use!)… Intel, Motorola, Microchip, Atmel, TI, Zilog,

ARM, Rabbit, Siemens, Hitachi, etc., etc.

Considerations Installed base and software compatibility Development tool availability Complexity and architectural issues Computational capabilities Quality/availability of textbooks

Why not use the Pentium 4 instead?

Page 15: Module 1 - Week 1 slides

The x86 Evolution

Page 16: Module 1 - Week 1 slides

Simple P ArchitectureRegister ViewBuilding Blocks and Signals Memory Cell Signal Conventions FF Implementation

RegistersRegister FilesMemoryI/O

Page 17: Module 1 - Week 1 slides

DataTransfers

Basic Bus Organization and Timing

Page 18: Module 1 - Week 1 slides

Register ViewRegister View of Register FileRegister View of Memory Volatile vs. nonvolatile memory Memory maps

Register View of I/OOperational Registers Accumulator Flags

Page 19: Module 1 - Week 1 slides

Wrapping UpHomework #1 due Wednesday 2/4Reading for Week 2 Short 2.7-2.9, 3.1-3.4

Tutorial sessions in B540 EH Monday from 5:00 to 6:30 Thursday from 6:00 to 7:30

Page 20: Module 1 - Week 1 slides

Simplified Pentium 4 Architecture

Page 21: Module 1 - Week 1 slides

Tentative Tutorial Schedule

Monday, January 24thTASM & DA tutorial 5:00-6:30pm

B540 EH

Thursday, January 27thTASM & DA tutorial 6:00-7:30pm

B540 EH

Sign-up sheets will be circulated in class and then posted outside 4619EH.

Page 22: Module 1 - Week 1 slides

Data Transfer Timing

Page 23: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Knowledge – the ability to recognize or recall information

1. Knowledge

Page 24: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Comprehension – understand the meaning of information

1. Knowledge

2. Comprehension

Page 25: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Application – use the information appropriately

1. Knowledge

2. Comprehension

3. Application

Page 26: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Analysis – break the information into component parts and see relationships

1. Knowledge

2. Comprehension

3. Application

4. Analysis

Page 27: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Synthesis – put the components together in a different way to form new products or ideas

1. Knowledge

2. Comprehension

3. Application

4. Analysis

5. Synthesis

Page 28: Module 1 - Week 1 slides

Bloom’s Taxonomy of Educational Objectives: Cognitive Domain

Evaluation – judge the worth of an idea, theory, or opinion based on criteria

1. Knowledge

2. Comprehension

3. Application

4. Analysis

5. Synthesis

6. Evaluation

Return

Page 29: Module 1 - Week 1 slides

Questions...

… and answers

Midterm Exam #3

Final Exam

Page 30: Module 1 - Week 1 slides

Memory Cell

Page 31: Module 1 - Week 1 slides

Input Subsystem

Page 32: Module 1 - Week 1 slides

Output Subsystem

Page 33: Module 1 - Week 1 slides

Operational Registers

accumulator temp reg

flags

ALU

control signals (from uP timing and control unit, an FSM)

data bus

results of operation stored(typical flags C, Z, N, F)