next gen automotive ethernet functions and the ... · next gen automotive ethernet functions and...
TRANSCRIPT
Next Gen Automotive Ethernet Functions and the Implementation in an Ethernet MAC
2017 IEEE-SA Ethernet & IP @ Automotive Technology Day Harald Zweck, Infineon Technologies
Ethernet In-Vehicle Network Example
AURIXTM
Control
AURIXTM
PT Control
RADAR
AURIXTM
Gateway
AURIXTM
Fusion
Note: The picture shows an example for a part of an In-Vehicle Network, and does not represent a comprehensive architecture.
1Gbit
100Mbit
RADAR
VIDEO
VIDEO
RADAR
RADAR
Chip2Chip
Safety
Real Time
Freedom from Interference
Real Time
Time Synchronization
2 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Application Use Case
Vehicle Development Cycle
Solution Concept
Scalable, flexible and customizable in-vehicle network
Product Verification Product Design
Pictures by courtesy of AUDI
OEM
3 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Vehicle Development Cycle
Concept Phase Series Development
X years to SOP
Initial
Discussion
Concept
Discussion
Preparation &
Planning
Coordination
SOP
Verification &
Confirmation
Final
Preparation
Picture by courtesy of AUDI
4 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
First Generation In-Vehicle Ethernet
› System requirement Simple Data Transfers
› Example Ethernet for diagnosis
– Vehicle is in the repair shop
– Vehicle does not move
– Connection is based on standard Ethernet technology
– No real time requirements for transfers
5 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Diagnostic
› Implementation Buffered, DMA driven data transfer
– Using IEEE 802.3
– 802.1AS conforming Time Stamps
– MAC address filter
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Bu
ffer
DM
A
Filte
r
Time Stamp
Bu
ffer
DM
A
6 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Second Generation In-Vehicle Ethernet
Vehicle Control Loop
Vehicle
Physics / Dynamics
Netw
ork
Netw
ork
Sensors Actuator
Real Time Communication
High Bandwidth Communication
Network
internal Computing Computing
PHY
Connector PHY
Connector
PHY
Connector
PHY
Connector
7 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Time Synchronization
› System requirement: Synchronized time base for the IVN*
– Time stamping compatible with IEEE 802.1AS
– Feature is implemented in HW
– Supports the implementation of a common time base for the IVN*
– Required e.g. for AVB protocols
ECU
xMII
CPU RAM
Microcontroller
Eth
ern
et
MA
C
Transmit Unit
Receive Unit
Time Stamp Unit
*IVN = In-Vehicle Network Picture by courtesy of IEEE 802.1
8 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case In-ECU Communication
ECU
Vehicle
Physics / Dynamics
Netw
ork
Netw
ork
Sensors Actuator
Real Time Communication
High Bandwidth Communication
Network
internal Computing Computing
PHY
Connector PHY
Connector
PHY
Connector
PHY
Connector
9 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
› System requirement Synchronize content of variables
– Data transfer between controllers (MCUs)
– Data block copy process
– The process is scheduled
– The process execution time is constraint
– MCU connection options
– Directly coupled via xMII
– Coupled via a switch
Transfer path
ECU
xMII
CPU RAM
Microcontroller
Eth
ern
et
MA
C
Transmit Unit
Receive Unit
xMII
CPU RAM
Microcontroller
Eth
ern
et
MA
C
Transmit Unit
Receive Unit
Switch
(optional)
10 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
› MCU level requirement
– Data flow separation inside the MCU – no dependencies
– Any receive flow can be directed to any CPU core (in case of multicore MCU)
– Any transmit flow can be sent from any CPU core
– Precise scheduling for data transmission
– Low software load
Switch
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
Transmit Unit
Receive Unit
CPU RAM
Note:
Red arrows represent MCU to MCU flow
Yellow arrows represent other flows
11 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
› Implementation Separation of data flows
– IEEE 802.1Q VLAN separation
– Introduction of several channels as “queues”
– Each queue holds data independently
– Each queue is emptied / filled by its own DMA
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
12 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
Filte
r
› Implementation Separation of data flows (inbound)
– IEEE 802.3 frame header filter
– Separates inbound traffic based on destination address
– Forwarding to according queue
– In turn selects destination CPU
13 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
Filte
r
Sh
ap
er
› Implementation Separation of data flows (outbound) -> re-merging of the flows
– IEEE 802.1Q shaper
– Separate outbound traffic is merged before the xMII interface
– Merging is based on IEEE 802.1Q shaper rules
14 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
Filte
r
Time Stamp
Sh
ap
er
Time Stamp
Schedule defined by
Outbound
Transfers
› Implementation Outbound data flow is scheduled
– Using IEEE 802.1AS
– 802.1AS drives a scheduler
– Queue output is driven by the scheduler (in “shaper” block)
Red arrows represent MCU to MCU flow
Yellow and grey arrows represent other flows
15 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
CPU RAM
Microcontroller
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
Filte
r
Time Stamp
Sh
ap
er
› Implementation Data flow separation in the MCU
– Needs freedom from interference
– Transfer paths of DMAs are safe guarded
– Potential DMA write targets can be protected
16 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Use Case Memory-to-Memory Copy
CPU RAM
Eth
ern
et
MA
C
xMII
CPU RAM
Qu
eu
es
D
MA
s
Qu
eu
es
D
MA
s
Filte
r
Time Stamp
Sh
ap
er
Micro controller
› Implementation Data flow separation in the MCU
– Freedom from interference enables firewalling the flows
– Processes and their data flows can be separated to different CPUs
17 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Summary
› The next gen Ethernet implementations will expand the support for Automotive application use cases
› There will be HW features for use cases requiring deterministic data transfer
› IEEE 802 offers the standards to make the step successful
18 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.
Thank You !
ASC LIN SENT PSI5 CAN-FD FlexRay IEEE
Ethernet
1 Gbit/s
100Mbit/s
19 2017-11-02 Copyright © Infineon Technologies AG 2017. All rights reserved.