nocalert : an on-line and real-time fault detection mechanism for network-on-chip architectures

4

University of Cyprus International Symposium on Microarchitecture, December 3 2012, Vancouver, Canada The Multicore Computer Architecture Laboratory (multiCAL) Ξ - Computer Architecture Research Group (Ξ - CARCH) EuroCloud FP7 Project NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides

Upload: neorah

Post on 16-Feb-2016

57 views

Category:

Documents

0 download

Report

Download

Tags:

Embed Size (px):

DESCRIPTION

NoCAlert : An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures. Andreas Prodromou , Andreas Panteli , Chrysostomos Nicopoulos , Yiannakis Sazeides. Wrong is NOT Always Illegal. - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: NoCAlert : An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

1NoCAlert (MICRO-2012)University of Cyprus

University of Cyprus

International Symposium on Microarchitecture, December 3 2012, Vancouver, Canada

The Multicore Computer Architecture Laboratory (multiCAL)Ξ - Computer Architecture Research Group (Ξ - CARCH)

EuroCloud FP7 Project

NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

Andreas Prodromou, Andreas Panteli, Chrysostomos Nicopoulos, Yiannakis Sazeides

Page 2: NoCAlert : An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

2NoCAlert (MICRO-2012)University of Cyprus

Wrong is NOT Always Illegal

• In Networks-on-Chip, checking for legality is the same as checking for correctness.

Let the values be wrong. As long as they are legal…

• But checking for legality is much simpler• Extremely fast and efficient fault detection• Instantaneous detection

Page 3: NoCAlert : An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

3NoCAlert (MICRO-2012)University of Cyprus

Invariance Checking

• How to achieve this: Invariance Checking• Inputs and outputs of the main components are constantly

monitored

• Extremely lightweight solution• 3% Area Overhead• 0.7% Power Overhead• 1% Delay Overhead

• Scales efficiently to more complex designs

Page 4: NoCAlert : An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures

4NoCAlert (MICRO-2012)University of Cyprus

Where and When

• 14:30 – 15:00• Section IB – Fault Tolerance

We would be glad to see you there

EE141 System-on-Chip Test Architectures Ch. 2 – Digital Test Architectures - P. 1 Chapter 2 Digital Test Architectures

Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architectures

System-on-Chip Subband Decomposition Architectures for

Off-chip Communications Architectures For High Throughput

Multi-core architectures. Single-core computer Single-core CPU chip

Fault-Tolerant and Secure Architectures for On-Chip ...meseec.ce.rit.edu/551-projects/fall2011/2-6.pdfFault‐Tolerant and Secure Architectures for On‐Chip ... o Circuit Switching,

System on chip architectures

Programmable System-on-Chip (PSoC) General Overview Embedded Architectures EE446

Chip-to-Chip and On-Chip Communications...Chip-to-Chip and On-Chip Communications 3 of silicon area. In the past various decoder architectures have been proposed to reduce the interconnect

Bio-Inspired Fault-Tolerant Algorithms for Network-on-Chip

Network on Chip - Architectures and Design Methodology

Hybrid Network-on-Chip Architectures for Accelerating … · Hybrid Network-on-Chip Architectures for Accelerating Deep Learning Kernels on Heterogeneous Manycore Platforms ... traditional

Fault Detection Architectures for Post-Quantum

Mixed-Signal Systems-on-Chip: Architectures and Design ToolsMixed-Signal Systems-on-Chip: Architectures and Design Tools Alex Doboli, PhD Associate Professor Department of Electrical

A Lightweight Fault-Tolerant Mechanism for Network-on-Chip

System/Network -on -Chip Test Architectures · PDF fileEE141 1 System-on-Chip Test Architectures Ch. 4 – SOC and NOC Testing - P. 1 Chapter 4 System/Network -on -Chip Test Architectures

SYSTEM ON-CHIP TEST ARCHITECTURES - Elsevier€¦ · SYSTEM-ON-CHIP TEST ARCHITECTURES NANOMETER DESIGN FOR TESTABILITY Edited by Laung-Terng Wang Charles E. Stroud Nur A. Touba AMSTERDAM

On Chip Communication Architectures

Chip Architectures: Design Rationale By Joe Peric

Transient Fault Recovery For Chip Multiprocessors

The Case for Embedding Networks-on-Chip in FPGA Architectures

Defect and Fault Tolerant Architectures for Nanoscale Devices

Optimization of cluster on-chip architectures

Online Network-on-Chip Switch Fault Detection and ...€¦ · Network-on-Chip (NoC) switches. The fault model considered in this research is a system level fault model based on the

Network on Chip - Architectures and Design Methodology Natt Thepayasuwan Rohit Pai

NoCAlert: An On-Line and Real-Time Fault Detection ...EuroCloud FP7 Project NoCAlert: An On-Line and Real-Time Fault Detection Mechanism for Network-on-Chip Architectures . University

EE141 System-on-Chip Test Architectures Ch. 3 - Fault-Tolerant Design - P. 1 1 Chapter 3 Fault-Tolerant Design

TRACK B: Multicores & Network On Chip Architectures/ Oren Hollander

Fault-Tolerant Delay-Insensitive Inter-Chip Communication

Reliability Prediction for Fault-Tolerant Software Architectures

Implementation of Reconfigurable Fault Tolerant Network on Chip … · 2013-07-21 · ”Reconfigurable Fault Tolerant Network on Chip Chip,

Networks-on-Chip: Architectures, Design Methodologies, and Case

Test and Fault-Tolerance for Network-on-Chip Infrastructures

Network Performance of Multifunction On-chip Router Architectures (IEICE-CPSY 12…

Fault tolerance in network-on-chip 2014-2015 - IOSR … · A fault-tolerant NOC (Network-on-chip) should be having the capacity to detect a fault and recover the system to correctly