output waveforms

26
REGISTER NO. : CLASS: BATCH: HALF ADDER – GATE LEVEL MODELLING (Test bench Waveform)

Upload: mageshkumar-gunasekar

Post on 25-Oct-2015

58 views

Category:

Documents


0 download

DESCRIPTION

VLSI lab

TRANSCRIPT

Page 1: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – GATE LEVEL MODELLING (Test bench Waveform)

Page 2: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – GATE LEVEL MODELLING (Simulation Output Waveform)

Page 3: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – DATA FLOW MODELLING (Test bench Waveform)

Page 4: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – DATA FLOW MODELLING (Simulation Output Waveform)

Page 5: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – BEHAVIORAL LEVEL MODELLING (Test bench Waveform)

Page 6: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF ADDER – BEHAVIORAL LEVEL MODELLING (Simulation Output Waveform)

Page 7: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL ADDER – GATE LEVEL MODELLING (Test bench Waveform)

Page 8: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL ADDER – GATE LEVEL MODELLING (Simulation Output Waveform)

Page 9: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL ADDER – DATA FLOW MODELLING (Test bench Waveform)

Page 10: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL ADDER – DATA FLOW MODELLING (Simulation Output Waveform)

Page 11: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF SUBTRACTOR – DATA FLOW MODELLING (Test Bench Waveform)

Page 12: Output Waveforms

REGISTER NO. : CLASS: BATCH:

HALF SUBTRACTOR – DATA FLOW MODELLING (Simulation Output Waveform)

Page 13: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL SUBTRACTOR – GATE LEVEL MODELLING (Test bench Waveform)

Page 14: Output Waveforms

REGISTER NO. : CLASS: BATCH:

FULL SUBTRACTOR – GATE LEVEL MODELLING (Simulation Output Waveform)

Page 15: Output Waveforms

REGISTER NO. : CLASS: BATCH:

8:1 MULTIPLEXER – GATE LEVEL MODELLING (Test bench Waveform)

Page 16: Output Waveforms

REGISTER NO. : CLASS: BATCH:

8:1 MULTIPLEXER – GATE LEVEL MODELLING (Simulation Output Waveform)

Page 17: Output Waveforms

REGISTER NO. : CLASS: BATCH:

8:1 MULTIPLEXER – BEHAVIORAL LEVEL MODELLING (Test Bench Waveform)

Page 18: Output Waveforms

REGISTER NO. : CLASS: BATCH:

8:1 MULTIPLEXER – BEHAVIORAL LEVEL MODELLING (Simulation Output Waveform)

Page 19: Output Waveforms

REGISTER NO. : CLASS: BATCH:

1:8 DEMULTIPLEXER – DATA FLOW MODELLING (Test bench Waveform)

Page 20: Output Waveforms

REGISTER NO. : CLASS: BATCH:

1:8 DEMULTIPLEXER – DATA FLOW MODELLING (Simulation Output Waveform)

Page 21: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT COUNTER – BEHAVIORAL LEVEL MODELLING (Test bench Waveform)

Page 22: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT COUNTER – BEHAVIORAL LEVEL MODELLING (Simulation Output Waveform)

Page 23: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT SHIFT LEFT REGISTER – DATA FLOW MODELLING (Test bench Waveform)

Page 24: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT SHIFT LEFT REGISTER – DATA FLOW MODELLING (Simulation Output Waveform)

Page 25: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT SHIFT RIGHT REGISTER – DATA FLOW MODELLING (Test bench Waveform)

Page 26: Output Waveforms

REGISTER NO. : CLASS: BATCH:

4 BIT SHIFT RIGHT REGISTER – DATA FLOW MODELLING (Simulation Output Waveform)