oznacavanje i primena elektronskih komponenata

1

1

Označavanje i primena elektronskih komponenata

Ne postoje jedinstveni standardi za označavanje komponenata. USA: Joint Electron Device Engineering Council (JEDEC)Japan: Japanese Industrial Standard (JIS)Evropa: Pro-Electron

JEDEC:Forma: cifra, slovo, redni broj, [sufiks]Cifra je 1 za diode, 2 za tranzistore, 3 za elemente sa četiri priključka itd. Cifre 4 i 5 su rezervisane za optokaplere. Slovo je uvek NRedni brojevi idu od 100 do 9999 i ukazuju na približno vreme kada je komponenta napravljena.Sufiks je neobavezan i ima različita značenja: klasu pojačanja, učestanosti, napona itd.

2

JIS:Forma: cifra, dva slova, redni broj, [sufiks]Cifra je 1 za diode, 2 za tranzistore itd.Slova ukazuju na tip i namenu komponente prema sledećem kodu:SA:PNP HF tranzistor SB:PNP AF tranzistorSC:NPN HF tranzistor SD:NPN AF tranzistorSE:Dioda SF:TiristorSG:Gunn dioda SH:UJTSJ:P-kanalni FET SK:N-kanalni FETSM:Triak SQ:LEDSR:Usmerač SS:Signalna diodaST:Lavinska dioda SV:Varikap diodaSZ:Zener dioda

2

3

Pro-ElectronForma: dva slova, [slovo], redni broj, [sufiks]Prvo slovo označava materijal:A = GeB = SiC = GaAsR = kombinovani materijali.

Drugo slovo ukazuje na tip i namenu komponente:A: dioda, RF B: dioda,varactorC: tranzistor, AF, mali signali D: tranzistor, AF, snažniE: Tunel diode F: tranzistor, HF, mali signaliK: Hall efect senzor L: Tranzistor, HF, snažniN: Optokapler P: Detektor zračenjaQ: Izvor zračenja R: Tiristor, male snageT: Tiristor, snažni U: Tranzistor, snažni, prekidačkiY: Usmerač Z: Zener dioda, dioda za regulaciju napona

Treće slovo ukazuje na industrijsku ili komercijalnu primenu.

Redni brojevi idu od 100 do 9999.

4

Kod integrisanih kola najviše su standardizovane familije digitalnih kola –osnovne i usavršene TTL familije i njima kompatibilne CMOS familije. Oznake komponenata počinju prefiksom koji govori o familiji, iza kojeg sledi broj kojim se označava određeni tip kola u familiji.

Klasifikacija digitalnih integrisanih kola (Tocci, Digital Systems):

100,000 ili višeUltra large-scale integration (ULSI)10,000 to 99,999Very large-scale integration (VLSI)

100 to 9999 Large-scale integration (LSI)12 to 99 Medium-scale integration (MSI)

Manje od 12 Small-scale integration (SSI)Broj logičkih kolaSloženost

3

5

Označavanje familija logičkih kolaPrefiksi za integrisana kola

......74ALS Advanced low-power Schottky TTL

... ...74AS Advanced Schottky TTL

74HCT Si gate, high-speed, electricallycompatible with TTL74LS Low-power Schottky TTL

74HC Silicon-gate , pin-compatiblewith TTL, high-speed74S Schottky TTL

74C Metal-gate, pin-compatible with TTL74L Low-Power TTL

40 or 140 Metal-gate CMOS74H High-Speed TTL

40 or 140 Metal-gate CMOS74 Standard TTL

Prefix CMOS SeriesPrefix TTL Series

6

Označavanje ostalih integrisanih kola uglavnom nije standardizovano, već sami proizvođači dodeljuju oznake tipa prema svojim internim klasifikacijama. Kada se radi o komponentama koje proizvodi veći broj proizvođača, oznake su ili različite ili slične oznaci proizvođača koji je komponentu prvi proizveo. Kada su oznake slične, obično je redni broj u oznaci isti, a prefiks i sufiks su različiti.

Primer forme tehničkih podataka za neku komponentu iz kataloga proizvođača:

Tehički podaci za operacioni pojačavač 741

↓

µA741, µA741YGENERAL-PURPOSE OPERATIONAL AMPLIFIERS

SLOS094B – NOVEMBER 1970 – REVISED SEPTEMBER 2000

1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Short-Circuit Protection

Offset-Voltage Null Capability

Large Common-Mode and DifferentialVoltage Ranges

No Frequency Compensation Required

Low Power Consumption

No Latch-Up

Designed to Be Interchangeable WithFairchild µA741

description

The µA741 is a general-purpose operationalamplifier featuring offset-voltage null capability.

The high common-mode input voltage range andthe absence of latch-up make the amplifier idealfor voltage-follower applications. The device isshort-circuit protected and the internal frequencycompensation ensures stability without externalcomponents. A low value potentiometer may beconnected between the offset null inputs to nullout the offset voltage as shown in Figure 2.

The µA741C is characterized for operation from0°C to 70°C. The µA741I is characterized foroperation from –40°C to 85°C.The µA741M ischaracterized for operation over the full militarytemperature range of –55°C to 125°C.

symbol

IN +

IN –

OUT+

–

OFFSET N1

OFFSET N2

Copyright 2000, Texas Instruments IncorporatedPRODUCTION DATA information is current as of publication date.Products conform to specifications per the terms of Texas Instrumentsstandard warranty. Production processing does not necessarily includetesting of all parameters.

1

2

3

4

5

6

7

14

13

12

11

10

9

8

NCNC

OFFSET N1IN–IN+

VCC–NC

NCNCNCVCC+OUTOFFSET N2NC

µA741M . . . J PACKAGE(TOP VIEW)

1

2

3

4

8

7

6

5

OFFSET N1IN–IN+

VCC–

NCVCC+OUTOFFSET N2

µA741M . . . JG PACKAGEµA741C, µA741I . . . D, P, OR PW PACKAGE

(TOP VIEW)

1

2

3

4

5

10

9

8

7

6

NCOFFSET N1

IN–IN+

VCC–

NCNCVCC+OUTOFFSET N2

µA741M . . . U PACKAGE(TOP VIEW)

3 2 1 20 19

9 10 11 12 13

4

5

6

7

8

18

17

16

15

14

NCVCC+NCOUTNC

NCIN–NCIN+NC

µA741M . . . FK PACKAGE(TOP VIEW)

NC

OF

FS

ET

N1

NC

OF

FS

ET

N2

NC

NC

NC

NC

V

NC

CC

–

NC – No internal connection



2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

AVAILABLE OPTIONS

PACKAGED DEVICESCHIP

TASMALL

OUTLINE(D)

CHIPCARRIER

(FK)

CERAMICDIP(J)

CERAMICDIP(JG)

PLASTICDIP(P)

TSSOP(PW)

FLATPACK

(U)

CHIPFORM

(Y)

0°C to 70°C µA741CD µA741CP µA741CPW µA741Y

–40°C to 85°C µA741ID µA741IP

–55°C to 125°C µA741MFK µA741MJ µA741MJG µA741MU

The D package is available taped and reeled. Add the suffix R (e.g., µA741CDR).

schematic

IN–

IN+

VCC+

VCC–

OUT

OFFSET N1

OFFSET N2

Transistors 22Resistors 11Diode 1Capacitor 1

Component Count




µA741Y chip information

This chip, when properly assembled, displays characteristics similar to the µA741C. Thermal compression orultrasonic bonding may be used on the doped-aluminum bonding pads. Chips may be mounted with conductiveepoxy or a gold-silicon preform.

BONDING PAD ASSIGNMENTS

CHIP THICKNESS: 15 TYPICAL

BONDING PADS: 4 × 4 MINIMUM

TJmax = 150°C.

TOLERANCES ARE ±10%.

ALL DIMENSIONS ARE IN MILS.

+

–OUT

IN+

IN–

VCC+(7)

(3)

(2)(6)

(4)

VCC–(5)

(1)

OFFSET N2

OFFSET N1

45

36

(1)

(8)

(7) (6)

(5)

(4)

(3)(2)




absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

µA741C µA741I µA741M UNIT

Supply voltage, VCC+ (see Note 1) 18 22 22 V

Supply voltage, VCC– (see Note 1) –18 –22 –22 V

Differential input voltage, VID (see Note 2) ±15 ±30 ±30 V

Input voltage, VI any input (see Notes 1 and 3) ±15 ±15 ±15 V

Voltage between offset null (either OFFSET N1 or OFFSET N2) and VCC– ±15 ±0.5 ±0.5 V

Duration of output short circuit (see Note 4) unlimited unlimited unlimited

Continuous total power dissipation See Dissipation Rating Table

Operating free-air temperature range, TA 0 to 70 –40 to 85 –55 to 125 °C

Storage temperature range –65 to 150 –65 to 150 –65 to 150 °C

Case temperature for 60 seconds FK package 260 °C

Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds J, JG, or U package 300 °C

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds D, P, or PW package 260 260 °C† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is notimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, unless otherwise noted, are with respect to the midpoint between VCC+ and VCC–.2. Differential voltages are at IN+ with respect to IN–.3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.4. The output may be shorted to ground or either power supply. For the µA741M only, the unlimited duration of the short circuit applies

at (or below) 125°C case temperature or 75°C free-air temperature.

DISSIPATION RATING TABLE

PACKAGETA ≤ 25°C

POWER RATINGDERATINGFACTOR

DERATEABOVE TA

TA = 70°CPOWER RATING



D 500 mW 5.8 mW/°C 64°C 464 mW 377 mW N/A

FK 500 mW 11.0 mW/°C 105°C 500 mW 500 mW 275 mW

J 500 mW 11.0 mW/°C 105°C 500 mW 500 mW 275 mW

JG 500 mW 8.4 mW/°C 90°C 500 mW 500 mW 210 mW

P 500 mW N/A N/A 500 mW 500 mW N/A

PW 525 mW 4.2 mW/°C 25°C 336 mW N/A N/A

U 500 mW 5.4 mW/°C 57°C 432 mW 351 mW 135 mW




electrical characteristics at specified free-air temperature, V CC± = ±15 V (unless otherwise noted)

PARAMETERTEST

TA†µA741C µA741I, µA741M

UNITPARAMETERCONDITIONS

TA†MIN TYP MAX MIN TYP MAX

UNIT

VIO Input offset voltage VO = 025°C 1 6 1 5

mVVIO Input offset voltage VO = 0Full range 7.5 6

mV

∆VIO(adj) Offset voltage adjust range VO = 0 25°C ±15 ±15 mV

IIO Input offset current VO = 025°C 20 200 20 200

nAIIO Input offset current VO = 0Full range 300 500

nA

IIB Input bias current VO = 025°C 80 500 80 500

nAIIB Input bias current VO = 0Full range 800 1500

nA

VICRCommon-mode input 25°C ±12 ±13 ±12 ±13

VVICR voltage range Full range ±12 ±12V

RL = 10 kΩ 25°C ±12 ±14 ±12 ±14

VOMMaximum peak output RL ≥ 10 kΩ Full range ±12 ±12

VVOM voltage swing RL = 2 kΩ 25°C ±10 ±13 ±10 ±13V

RL ≥ 2 kΩ Full range ±10 ±10

AVDLarge-signal differential RL ≥ 2 kΩ 25°C 20 200 50 200

V/mVAVDg g

voltage amplification VO = ±10 V Full range 15 25V/mV

ri Input resistance 25°C 0.3 2 0.3 2 MΩ

ro Output resistance VO = 0, See Note 5 25°C 75 75 Ω

Ci Input capacitance 25°C 1.4 1.4 pF

CMRRCommon-mode rejection

VIC = VICRmin25°C 70 90 70 90

dBCMRRj

ratioVIC = VICRmin

Full range 70 70dB

kSVSSupply voltage sensitivity

VCC = ±9 V to ±15 V25°C 30 150 30 150

µV/VkSVSy g y

(∆VIO/∆VCC)VCC = ±9 V to ±15 V

Full range 150 150µV/V

IOS Short-circuit output current 25°C ±25 ±40 ±25 ±40 mA

ICC Supply current VO = 0 No load25°C 1.7 2.8 1.7 2.8

mAICC Supply current VO = 0, No loadFull range 3.3 3.3

mA

PD Total power dissipation VO = 0 No load25°C 50 85 50 85

mWPD Total power dissipation VO = 0, No loadFull range 100 100

mW

† All characteristics are measured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full range forthe µA741C is 0°C to 70°C, the µA741I is –40°C to 85°C, and the µA741M is –55°C to 125°C.

NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, V CC± = ±15 V, TA = 25°C

PARAMETER TEST CONDITIONSµA741C µA741I, µA741M

UNITPARAMETER TEST CONDITIONSMIN TYP MAX MIN TYP MAX

UNIT

tr Rise time VI = 20 mV, RL = 2 kΩ, 0.3 0.3 µs

Overshoot factorI ,

CL = 100 pF,L ,

See Figure 1 5% 5%

SR Slew rate at unity gainVI = 10 V,CL = 100 pF,

RL = 2 kΩ,See Figure 1

0.5 0.5 V/µs




electrical characteristics at specified free-air temperature, V CC± = ±15 V, TA = 25°C (unlessotherwise noted)

PARAMETER TEST CONDITIONSµA741Y

UNITPARAMETER TEST CONDITIONSMIN TYP MAX

UNIT

VIO Input offset voltage VO = 0 1 6 mV

∆VIO(adj) Offset voltage adjust range VO = 0 ±15 mV

IIO Input offset current VO = 0 20 200 nA

IIB Input bias current VO = 0 80 500 nA

VICR Common-mode input voltage range ±12 ±13 V

VOM Maximum peak output voltage swingRL = 10 kΩ ±12 ±14

VVOM Maximum peak output voltage swingRL = 2 kΩ ±10 ±13

V

AVD Large-signal differential voltage amplification RL ≥ 2 kΩ 20 200 V/mV

ri Input resistance 0.3 2 MΩ

ro Output resistance VO = 0, See Note 5 75 Ω

Ci Input capacitance 1.4 pF

CMRR Common-mode rejection ratio VIC = VICRmin 70 90 dB

kSVS Supply voltage sensitivity (∆VIO/∆VCC) VCC = ±9 V to ±15 V 30 150 µV/V

IOS Short-circuit output current ±25 ±40 mA

ICC Supply current VO = 0, No load 1.7 2.8 mA

PD Total power dissipation VO = 0, No load 50 85 mW

† All characteristics are measured under open-loop conditions with zero common-mode voltage unless otherwise specified.NOTE 5: This typical value applies only at frequencies above a few hundred hertz because of the effects of drift and thermal feedback.

operating characteristics, V CC± = ±15 V, TA = 25°C

PARAMETER TEST CONDITIONSµA741Y

UNITPARAMETER TEST CONDITIONSMIN TYP MAX

UNIT

tr Rise time VI = 20 mV, RL = 2 kΩ, 0.3 µs

Overshoot factorI ,

CL = 100 pF,L ,

See Figure 1 5%

SR Slew rate at unity gainVI = 10 V,CL = 100 pF,

RL = 2 kΩ,See Figure 1

0.5 V/µs




PARAMETER MEASUREMENT INFORMATION

INPUT VOLTAGEWAVEFDORM

TEST CIRCUIT

RL = 2 kΩCL = 100 pF

OUT

IN+

–

0 V

VI

Figure 1. Rise Time, Overshoot, and Slew Rate

APPLICATION INFORMATION

Figure 2 shows a diagram for an input offset voltage null circuit.

To VCC–

OFFSET N1

10 kΩ

OFFSET N2

+

–

OUT

IN+

IN–

Figure 2. Input Offset Voltage Null Circuit




TYPICAL CHARACTERISTICS †

Figure 3

I

TA – Free-Air Temperature – °C

12080400–40

20

INPUT OFFSET CURRENTvs

FREE-AIR TEMPERATURE

IO–

Inpu

t Offs

et C

urre

nt –

nA

ÏÏÏÏÏÏÏÏÏÏ

VCC– = –15 V


VCC+ = 15 V90

70

50

30

10

0

40

60

80

100

–60 –20 20 60 100 140

Figure 4

400

300

200

100

00 40 80 120

TA – Free-Air Temperature – °C

I

INPUT BIAS CURRENTvs

FREE-AIR TEMPERATURE

IB–

Inpu

t Bia

s C

urre

nt –

nA


VCC– = –15 VÏÏÏÏÏVCC+ = 15 V350

250

150

50

–40–60 –20 20 60 100 140

V

RL – Load Resistance – k Ω1074210.70.40.20.1

±4

±5

±6

±7

±8

±9

±10

±11

±12

±13

±14

MAXIMUM PEAK OUTPUT VOLTAGEvs

LOAD RESISTANCE

VCC+ = 15 VVCC– = –15 VTA = 25°C

OM

– M

axim

um P

eak

Out

put V

olta

ge –

V

Figure 5

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.




TYPICAL CHARACTERISTICS

Figure 6

V

±20

f – Frequency – Hz

1M100k10k1k

MAXIMUM PEAK OUTPUT VOLTAGEvs

FREQUENCY

OM

– M

axim

um P

eak

Out

put V

olta

ge –

V

±18

±16

±14

±12

±10

±8

±6

±4

±2

0

VCC+ = 15 VVCC– = –15 VRL = 10 kΩTA = 25°C

100

Figure 7

2018161412108642

400

200

100

40

20

100

VCC± – Supply Voltage – V

OPEN-LOOP SIGNAL DIFFERENTIALVOLTAGE AMPLIFICATION

vsSUPPLY VOLTAGE

VO = ±10 VRL = 2 kΩTA = 25°C

AV

D–

Ope

n-Lo

op S

igna

l Diff

eren

tial

Vol

tage

Am

plifi

catio

n –

V/m

V


10M1M10k1001–10

0

10

20

70

80

90

100

110

OPEN-LOOP LARGE-SIGNAL DIFFERENTIALVOLTAGE AMPLIFICATION

vsFREQUENCY

VO = ±10 VRL = 2 kΩTA = 25°C

AV

D–

Ope

n-Lo

op S

igna

l Diff

eren

tial

Vol

tage

Am

plifi

catio

n –

dB

10 1k 100k

60

50

30

40

VCC+ = 15 VVCC– = –15 V




TYPICAL CHARACTERISTICS

Figure 8

CM

RR

– C

omm

on-M

ode

Rej

ectio

n R

atio

– d

B


10k 1M 100M10010

10

20

30

40

50

60

70

80

90

100

COMMON-MODE REJECTION RATIOvs

FREQUENCY

VCC+ = 15 VVCC– = –15 VBS = 10 kΩTA = 25°C

Figure 9

10%

tr

2.521.510.50

28

24

20

16

12

8

4

0–

Out

put V

olta

ge –

mV

t – Time − µs

–4

OUTPUT VOLTAGEvs

ELAPSED TIME

VO

ÏÏ90%

VCC+ = 15 VVCC– = –15 VRL = 2 kΩCL = 100 pFTA = 25°C

8

6

4

2

0

–2

–4

–6

9080706050403020100

Inpu

t and

Out

put V

olta

ge –

V

t – Time – µs

–8

VOLTAGE-FOLLOWERLARGE-SIGNAL PULSE RESPONSE

VO

VI

VCC+ = 15 VVCC– = –15 VRL = 2 kΩCL = 100 pFTA = 25°C

Figure 10

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinueany product or service without notice, and advise customers to obtain the latest version of relevant informationto verify, before placing orders, that information being relied on is current and complete. All products are soldsubject to the terms and conditions of sale supplied at the time of order acknowledgment, including thosepertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale inaccordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extentTI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarilyperformed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer’s applications, adequate design and operatingsafeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or representthat any license, either express or implied, is granted under any patent right, copyright, mask work right, or otherintellectual property right of TI covering or relating to any combination, machine, or process in which suchsemiconductor products or services might be or are used. TI’s publication of information regarding any thirdparty’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright 2000, Texas Instruments Incorporated

oznacavanje i primena elektronskih komponenata

Documents