power consump in ic
DESCRIPTION
Power Consumption in ICsTRANSCRIPT
![Page 1: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/1.jpg)
Power Consumption by Integrated Circuits
Lin ZhongELEC518, Spring 2011
![Page 2: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/2.jpg)
Power consumption of processing
• Dynamic power
2
![Page 3: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/3.jpg)
Busy power vs. delay vs. energy
fVCaP dddyn 2
)( Tdd
dd
VVV
t
Analysis and Design of Digital ICs, Hodges et al
3
![Page 4: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/4.jpg)
Core 2 Duo for example• Intel® Core™2 Duo processor
– T7800 at 2.6GHz– T7700 at 2.4GHz available on Thinkpad T61p– 0.75-1.35V, 35Watts
• Intel® Core™2 Duo Low Voltage– L7500 at 1.6GHz available on Thinkpad X61– 0.75-1.3V, 17Watts
• Intel® Core™2 Duo Ultra Low Voltage– U7500 at 1.06GHz available on Dell D430– 0.75-0.975V, 10Watts
4
![Page 5: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/5.jpg)
5
Switching energy
e=1/2 C V∙ ∙ 2
Switching power
P= b C V∙ ∙ 2= a C V∙ ∙ 2 f∙
![Page 6: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/6.jpg)
Higher integration• Selling the chipset (or solution or platform)
– Intel Centrino• Centrino Duo includes Core 2 Duo processor, 9XX Express-series chipset,
and Wi-Fi adapter– TI TCS2600 chipset
6 6
![Page 7: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/7.jpg)
System-on-a-chip (SoC)
• TI OMAP
7
![Page 8: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/8.jpg)
SiP: Multiple-chip product (MCP)
Siemens SX66 PDA PhoneAudiovox PPC6601KIT
32MB
400MHz
Source: Intel.com
8
![Page 9: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/9.jpg)
SiP: Stacked-die approachQualcomm 3G CDMA2000 chip
Seven power regimes 100 clock regimes
ISSCC 20049
![Page 10: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/10.jpg)
10
Moore’s Law
known
Exciting Unknown
![Page 11: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/11.jpg)
11
MOSFET at nanoscale
Sunlin Chou, “Extending Moore’s Law in the Nanotechnology Era” (www.intel.com).
![Page 12: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/12.jpg)
12
Given workload L and deadline T
• L measured by # of CPU cycles• Clock speed f ≥ L/T
• Time to finish: t = L/f
• Energy to finish: P t= a C V∙ ∙ ∙ 2 f t= a C ∙ ∙ ∙V∙ 2 L∙
![Page 13: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/13.jpg)
13
Effect of lower clock speed (f)
Power consumption
P= a C V∙ ∙ 2 f∙
Energy consumption
E=P t= a C V∙ ∙ ∙ 2 f t= a C V∙ ∙ ∙ ∙ 2
L∙
![Page 14: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/14.jpg)
14
Effect of lower supply voltage (V)
Power consumption
P= a C V∙ ∙ 2 f=k V∙ ∙ 3=x f∙ 3
Energy consumption
E=P t= a C V∙ ∙ ∙ 2 f t= a C V∙ ∙ ∙ ∙ 2
L∙
Maximum clock speed
f= b V∙
![Page 15: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/15.jpg)
15
Given workload L and deadline Tsingle processor
• The processor can run at any frequency (voltage)– f= b V∙
• The processor can be complete off when work is done (zero power when idle)
• To minimize energy consumption, at which frequency should the processor run?– f ≥ L/T (in order to meet the deadline)– E=P t= a C V∙ ∙ ∙ 2 f t= a C V∙ ∙ ∙ ∙ 2 L∙– f=????
![Page 16: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/16.jpg)
16
time
f
T
f1=L/T
f2=L/(T/2)=2f1
![Page 17: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/17.jpg)
17
time
P
T
P1=x f∙ 3
P2=23P1
![Page 18: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/18.jpg)
18
Given workload L and deadline TM processors
• The workload can be divided without overhead: L = L1+L2+…+LM (L ≥ Li≥0)
• To minimize energy consumption, at which frequency should processor i run?– f i= Li/T and V = u L∙ i
– Ei= a C V∙ ∙ 2 L∙ i=w L∙ i3
![Page 19: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/19.jpg)
19
Given workload L and deadline TM processors
• The workload can be divided without overhead: L = L1+L2+…+LM (L ≥ Li≥0)
• To minimize the TOTAL energy consumption, how should the workload be allocated?– E= E1+E2+…+EM= w L∙ 1
3+w L∙ 23+…+w L∙ M
3
– = w(L13+L2
3+…+LM3)
![Page 20: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/20.jpg)
20
From high school
• [(a+b)/2]2≤ (a2+b2)/2
≥ ≥ ≥
Quadratic mean Arithmetic mean Geometric mean harmonic mean
![Page 21: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/21.jpg)
21
From high school (Contd.)
• [(a+b)/2]3≤ (a3+b3)/2 ( for a, b ≥0)
– E= w(L13+L2
3+…+LM3) ??? (L1+L2+…+LM)3
![Page 22: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/22.jpg)
22
From college: Convex (Concave)
By definition of “convex”
![Page 23: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/23.jpg)
23
Jensen’s Inequality (finite form)
• ϕ (x) is convex– ϕ (t x∙ 1+(1-t) x∙ 2)≤ t ∙ ϕ (x1)+(1-t) ∙ϕ (x2)
http://en.wikipedia.org/wiki/Jensen%27s_inequality#Proof_1_.28finite_form.29
![Page 24: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/24.jpg)
24
• ai=1/n• ϕ (x) =x2 (Convex)
• ϕ (x) =x3(Convex for x≥0)– E= w(L1
3+L23+…+LM
3)=w M (L∙ ∙ 13+L2
3+…+LM3)/M
– ≥ w M [(L∙ ∙ 1+L2+…+LM)/M] 3=w L∙ 3/M2
≥
![Page 25: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/25.jpg)
More about ConvexityCost
Return
Example Cost Return
Workload distribution Energy Workload finished within T
Eating Price of apples Pleasure from eating apples
Helicopter engine Price of engine Engine thrust
Law of diminishing marginal returns
Cost of production Increase in production
![Page 26: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/26.jpg)
More about Convexity
• Greedy optimization works• Combine simpler/cheaper components
Cost
Return
![Page 27: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/27.jpg)
27
Check the assumptions
• Power consumption is zero when the processor is not active
![Page 28: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/28.jpg)
Idle power (Static power)
Tstatic eTP
2 ddVddstatic eVP
When IC is idle but not powered off, e.g. SRAM28
![Page 29: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/29.jpg)
Leakage power
![Page 30: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/30.jpg)
30
Scaling down
![Page 31: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/31.jpg)
Scaling down (Contd.)
31
Thermodynamics: Gas
Quantum dynamics: Individual molecules
Uniform (central limit theorem)
High variation and likely defectivel
![Page 32: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/32.jpg)
Scaling: Not that simple (Contd.)
32
Tunneling effect
![Page 33: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/33.jpg)
33time
f
T
f1=L/T
f2=L/(T/2)=2f1
![Page 34: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/34.jpg)
34time
P
T
P1=x f∙ 3
![Page 35: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/35.jpg)
35time
P
T
P1=x f∙ 3+Pstatic
![Page 36: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/36.jpg)
36time
P
T
P1=x f∙ 3+Pstatic
P2=23x f∙ 3+Pstatic
![Page 37: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/37.jpg)
Why is static power important?
ITRS, 2009
![Page 38: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/38.jpg)
Pentium II (Klamath) and III (Coppermine)
7.5M Transistors28M Transistors 38
![Page 39: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/39.jpg)
Core 2 Duo (Conroe)
64KB L1 cache, 4MB L2 cache, 291M Transistors
39
Core 1
Core 2
![Page 40: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/40.jpg)
Solutions to “never-enough” challenge
234M transistors
24M go to L2 cache
8 SPE, each 20.9M transistors (167M transistors)
Each has 4 64KB SRAM (12M transistors)
SRAM takes 122M transistors (>50%)40
![Page 41: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/41.jpg)
Multiple power/clock domains
TI OMAP 2 architecture, ISSCC 2005
Multimedia phone: NTT DoCoMo 3G FOMA 902i to be released with OMAP2420
41
![Page 42: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/42.jpg)
42
Given workload L and deadline Tsingle processor
• One processor can run at any frequency (voltage)– f= b V∙
• The processor can be complete off when work is done (zero power when idle) Given Pstatic
– Given energy overhead of shutting down the processor (Eoverhead)
• To minimize energy consumption, at which frequency should the processor run?
![Page 43: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/43.jpg)
43time
P
T
P1=x f∙ 3+Pstatic
P2=23x f∙ 3+Pstatic
![Page 44: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/44.jpg)
Why is there overhead to power off circuit?
![Page 45: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/45.jpg)
Clock generator
• Resonant circuit + amplifier
• Resonant circuit (Oscillator)– Crystal oscillator (>2x109/yr)
• ~10KHz to ~10MHz• Quartz, ceramics (low cost, low accuracy), surface acoustic
wave (SAW) quartz crystal (expensive, accurate)• Real-time clocks
– 32.768KHz (215), 4.194304MHz (222)• Application-specific
– 4.9152MHz (4 x 1.2288MHz, CDMA baseband frequency)……
45
ResA
![Page 46: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/46.jpg)
• LC/RLC circuit• Ring oscillator
– Application other than oscillator?• Voltage-controlled oscillator (VCO)
– Varicap: variable capacitance diode (tuning diode)– Phase-locked loop for high-speed clock (next slide)– Frequency scaling of IC for energy saving
Oscillator (Contd.)
46
![Page 47: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/47.jpg)
• High-speed clock from a master oscillator• Digital PLL
• Clock generation, recovery, synchronization– Digital computing, RF communication
Phase-locked loop (PLL)
47
Phase-frequency detector
Master oscillator VCO
Frequency divider (N)
voltage
![Page 48: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/48.jpg)
48
Given workload L and deadline Tsingle processor
• The processor can run at any frequency (voltage)– f= b V∙
• The processor can be complete off when work is done (zero power when idle)
• To minimize energy consumption, at which frequency should the processor run?– f ≥ L/T (in order to meet the deadline)– E=P t= a C V∙ ∙ ∙ 2 f t= a C V∙ ∙ ∙ ∙ 2 L∙– f=????
![Page 49: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/49.jpg)
Threshold voltage
![Page 50: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/50.jpg)
50
Vdd scales slow & Vth scales slower• Vth is limited by the
thermal voltage
• Vdd needs to stay considerable higher than Vth to curb leakage current
• End up with destroying the scaling rules– low channel mobility
Plummer and Griffin, 2001 (Data from ITRS/NTRS)
![Page 51: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/51.jpg)
51
Check the assumptions (Contd.)
• The workload can be divided without overhead: L = L1+L2+…+LM (L ≥ Li≥0)
• Communication cost between processors!!!
![Page 52: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/52.jpg)
Quadrotor vs. Helicopter
![Page 53: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/53.jpg)
Quadrotor vs. Helicopter
De Bothezat Quadrotor, 1923.
![Page 54: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/54.jpg)
Quadrotor vs. Helicopter
A.R. Drone, 2010
![Page 55: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/55.jpg)
Wire power consumption
55
![Page 56: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/56.jpg)
Wire power consumption
![Page 57: Power Consump in IC](https://reader034.vdocuments.net/reader034/viewer/2022042604/577cc7681a28aba711a0db76/html5/thumbnails/57.jpg)
Inter-processor communication