product standards...revision. 008 page 1 of 12 revised: product standards established: 2014 -09 25...

14
Revision. 008 Page 1 of 12 Product Standards Established: 2014-09-25 Revised: 2019-03-07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established : 2019-12-02 Revised : 2019-03-07

Upload: others

Post on 17-Sep-2020

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 1 of 12

Product Standards

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

PGA26E19BA

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 2: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 2 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

Type GaN-Tr

Application For power switching

Structure N-channel enhancement mode FET

Equivalent Circuit Figure 1

Out Line DFN 8X8 Marking PGA26E19

A. ABSOLUTE MAXIMUM RATINGS ( Tj = 25 OC , unless otherwise specified )

No. Item Symbol Values

Unit Note Min. Typ. Max.

1 Drain-source voltage ( DC ) *1 VDSS - - 600 V

2 Drain-source voltage ( pulse ) *2 VDSP - - 750 V

3 Gate-source voltage ( DC ) *1 VGSS -10 - - V *VGSS+ is given by IG ratings

*See application note

4 Gate current ( DC ) *1 IG - - 19 mA *See application note

5 Gate current ( pulse ) *3,4 IGP - - 0.6 A *See application note

6 Electric gate charge ( pulse ) QGP - - 12 nC *f=200kHz

*See application note

7 Drain current ( DC ) ( Tc = 25 OC ) *1

ID - - 15 A Figure 4

8 Drain reverse current ( DC ) ( Tc = 25 OC ) *1

IDR - - 15 A

9 Drain current ( pulse )*5 ( Tc = 25 OC )*1

ID pulse - - 23 A Figure 4

10 Drain reverse current ( pulse )*5 ( Tc = 25 OC )*1

IDR pulse - - 23 A

11 Power dissipation ( Tc = 25 OC ) PD - - 83 W Figure 2

12 Junction temperature Tj -55 - 150 OC

13 Storage temperature Tstg -55 - 150 OC

14 Drain-source voltage slope dv/dt - - 200 V/ns

[Special instructions]

*1 : Please use this product to meet a condition of Tj within 150 OC.

*2 : Spike duty cycle D < 0.1, spike duration < 1us, total spike time < 1hour.

*3 : IGP is defined as (Vcc - Vplateau) / Rgon, as shown in Figure A.

Vplateau is the voltage between Gate and Kelvin Source.

*4 : Please use this product to meet both a maximum gate current and a maximum gate pulse charge

of IGP(0.6A) and Q(12nC) respectively, as shown in Figure H.

*5 : Pulse width limited by Tjmax.

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 3: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 3 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

B. ELECTRICAL CHARACTERISTICS ( Tj = 25 OC , unless otherwise specified )

No. Item Symbol Measurement Condition Min. Typ. Max. Unit

1 Drain cut-off current IDSS

VDS=600 V, VGS=0 V, Tj=25 oC - - 39 μA

VDS=600 V, VGS=0 V, Tj=150 oC - 39 - μA

2 Gate-source leakage current IGSS VGS=-3 V

VDS=0 V -1 - - μA

3 Gate forward voltage VGSF IGS=10 mA

open drain 2.8 3.5 4.2 V

4 Gate threshold voltage VTH VDS=10 V

IDS=1 mA 0.9 1.2 1.6 V

5 Drain-source on-state resistance RDS(on)

IGS=10 mA, IDS=5 A, Tj=25 oC - 140 190 mΩ

IGS=10 mA, IDS=5 A, Tj=150 oC - 290 - mΩ

6 Gate resistance RG f=100MHz

open drain - 0.8 - Ω

7 Transfer conductance gfs VDS=8 V

IDS=5 A - 15 - S

8 Input capacitance Ciss

VDS=400 V

VGS=0 V

f=1 MHz

- 160 - pF

9 Output capacitance Coss - 28 - pF

10 Reverse transfer capacitance Crss - 0.2 - pF

11 Turn-on delay time td(on) VDD=400 V

IDS=5 A

(Figure A, Figure B)

Vcc=12 V

Rgon=15 Ω, Rgoff=4.7 Ω,

Rig=1500 Ω, Cs=680 pF

- 3.4 - ns

12 Rise time tr - 5.2 - ns

13 Turn-off delay time td(off) - 3.4 - ns

14 Fall time tf - 2.4 - ns

15 Effective output capacitance

( energy related ) Co(er)

VDS=0-480 V

- 33 - pF

16 Effective output capacitance

( time related ) Co(tr) - 37 - pF

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 4: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 4 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

C. GATE CHARGE CHARACTERISTICS ( Tj = 25 OC, unless otherwise specified )

No. Item Symbol Measurement Condition Min. Typ. Max. Unit

1 Gate charge Qg

VDD=400 V

IDS=5 A

(Figure C, Figure D)

- 2.0 - nC

2 Gate-source charge Qgs - 0.3 - nC

3 Gate-drain charge Qgd - 1.0 - nC

4 Gate plateau voltage V plateau VDD=400 V

IDS=5 A - 1.8 - V

D. REVERSE CONDUCTING CHARACTERISTICS ( Tj = 25 OC, unless otherwise specified )

No. Item Symbol Measurement Condition Min. Typ. Max. Unit

1 Source-drain forward voltage VSD VGS=0 V

ISD=5 A - 2.6 - V

2 Reverse recovery charge Qrr

VDS=400 V

ISD=5 A

- 0 - nC

3 Reverse recovery time trr - 0 - ns

4 Peak reverse recovery current Irrm - 0 - A

5 Output charge Qoss - 17 - nC

E. THERMAL RESISTANCE CHARACTERISTICS

No. Item Symbol Measurement Condition Min. Typ. Max. Unit

1 Thermal resistance ( junction to case )

Rth(j-c)

- - 1.5 oC/W

2 Thermal resistance ( junction to ambient ) *1

Rth(j-a) - - 46 oC/W

3 Reflow soldering temperature Tsold reflow MSL3 - - 260 oC

[Notes]

*1 : Device mounted on four layers epoxy PCB (6.45 cm2 copper area and 70 m thickness).

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 5: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 5 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

0.01

0.1

1

10R

th(j-c

) [o

C/W

]

Time [s]

Single pulse

D = 50%

D = 20%

D = 10%

10-6 10-3 10-1 100

D = 2%

10-210-5 10-4

0.01

0.1

1

10

100

0.1 10 1000

Dra

in-s

ou

rce c

urr

en

t ID

S [A

]

Drain-source voltage VDS [V]

ID MAX(pulse)

ID MAX(DC)

10μs*

1ms*

DC

100us*

* Single pulse

0

20

40

60

80

100

0 50 100 150

Pow

er

[W]

Temperature Tc [oC]

【Figure 4: Safe operating area Tc = 25 OC】

【Figure 2: Max. power dissipation】 【Figure 3: Transient thermal impedance】

0.01

0.1

1

10

100

0.1 10 1000

Dra

in-s

ou

rce c

urr

en

t ID

S [A

]

Drain-source voltage VDS [V]

10μs*

1ms*

DC

100us*

ID MAX(pulse)

ID MAX(DC)

* Single pulse

【Figure 5: Safe operating area Tc = 125 OC】

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 6: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 6 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

0.00

0.10

0.20

0.30

0.40

0.50

0.60

0 1 2 3 4 5

Dra

in-s

ourc

e o

n-s

tate

re

sis

tance

RD

So

n[Ω

]

Gate-source voltage VGS [V]

Ids = 5A

Tj = 125 oC

Tj = 25 oC

【Figure.11:Drain-source on-state resistance(RDS(on)-VGS)】

-1

-0.9

-0.8

-0.7

-0.6

-0.5

-0.4

-0.3

-0.2

-0.1

0

-15 -10 -5 0

open drain

Tj = 125 oC

Tj = 25 oC

Gate-source voltage VGS [V]

Gate

-sou

rce c

urr

en

t IG

S [m

A]

0.00

0.10

0.20

0.30

0.40

0.50

0.60

0.0001 0.001 0.01 0.1

Dra

in-s

ou

rce o

n-s

tate

resis

tan

ce

RD

Son

[Ω]

Gate-source current IGS [A]

Ids = 5A

Tj = 125 oC

Tj = 25 oC

【Figure 10:Drain-source on-state resistance(RDS(on)-IGS)】

0

10

20

30

40

0 1 2 3 4 5 6 7 8

Dra

in-s

ou

rce c

urr

en

t ID

S [A

]

Drain-source voltage VDS [V]

【Figure.6:Output characteristics Tc=25 OC】

0

10

20

30

40

0 1 2 3 4 5 6 7 8

Dra

in-s

ou

rce c

urr

en

t ID

S [A

] Drain-source voltage VDS [V]

Ig=20mA

Ig=4mA

Ig=2mA

Ig=1mA

Ig=20mA

【Figure.7:Output characteristics Tc=125OC】

0

0.02

0.04

0.06

0.08

0.1

0 1 2 3 4 5

Gate

-sou

rce c

urr

en

t IG

S [A

]

Gate-source voltage VGS [V]

open

Tj = 125 oC

Tj = 25 oC

【Figure 8:Gate characteristics】 【Figure.9:Gate characteristics】

Ig=4mA

Ig=2mA

Ig=1mA

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 7: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 7 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

0

1

2

3

4

5

6

7

8

9

10

0

10

20

30

40

0 1 2 3 4

Gate

-sou

rce c

urr

en

t IG

S [m

A]

Dra

in-s

ou

rc c

urr

en

t ID

S [

A]

Gate-source voltage VGS [V]

Vds = 8V

【Figure 13:Transfer characteristics (Tc=125℃)】

0

1

2

3

4

5

0 1 2 3 4

Gate

-sou

rce v

oltag

e V

GS

[V

]

Input gate charge [nC]

Qgs Qgd

Qg

【Figure 16:Gate charge characteristics】

0.1

1

10

100

1000

0 100 200 300 400 500

Cap

acitan

ce [

pF

]

Drain-source voltage VDS [V]

Vgs = 0Vf = 1MHz Ciss

Coss

Crss

【Figure 17:Capacitance characteristics】

-40

-35

-30

-25

-20

-15

-10

-5

0

-10 -8 -6 -4 -2 0

Dra

in-s

ou

rce c

urr

en

t ID

S [A

]

Drain-source voltage VDS [V]

Vgs0V-1V-2V-3V-4V-5V

-40

-35

-30

-25

-20

-15

-10

-5

0

-10 -8 -6 -4 -2 0

Dra

in-s

ou

rce c

urr

en

t ID

S [A

]

Drain-source voltage VDS [V]

Vgs0V-1V-2V-3V-4V-5V

【Figure.14:Reverse channel characteristics (Tc=25℃)】 【Figure.15:Reverse channel characteristics (Tc=125℃)】

0

1

2

3

4

5

6

7

8

9

10

0

10

20

30

40

0 1 2 3 4G

ate

-sou

rce c

urr

en

t IG

S [m

A]

Dra

in-s

ou

rc c

urr

en

t ID

S [

A]

Gate-source voltage VGS [V]

Vds = 8V

【Figure 12:Transfer characteristics (Tc=25℃)】

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 8: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 8 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

0

2

4

6

8

10

0 200 400 600 800 1000 1200

Dra

in-s

ou

rce c

urr

en

t ID

S [m

A]

Drain-source voltage VDS [V]

Vgs = 0V

0

2

4

6

8

0 100 200 300 400 500

Eoss [

μJ]

Drain-source voltage VDS [V]

【Figure 18:Output capacitance stored energy】

0

5

10

15

20

25

30

0 100 200 300 400 500

Qoss [

nC

]

Drain-source voltage VDS [V]

0

0.5

1

1.5

2

0 50 100 150 200

Th

resh

old

voltag

e V

TH

[V

]

Temperature Tj [oC]

Ids=1mA

【Figure.20:Threshold voltage (VTH-Tj)】

【Figure 19:Output charge】

【Figure.22:Drain-Source leakage current (Tc=25℃)】

0.00

0.10

0.20

0.30

0.40

0.50

0 50 100 150 200Dra

in-s

ou

rce o

n-s

tate

resis

tan

ce R

DS

on

]

Temperature Tj [oC]

Igs=10mA, Ids = 5A

【Figure 21:Drain-source on-state resistance(RDS(on)-Tj)】

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 9: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 9 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

【Figure B : Switching wave form】

【Figure D : Gate charge wave form】

【Figure E : Reverse bias safe operating area

dv/dt measurement circuit】

【Figure G : di/dt measurement circuit】

【Figure F : Reverse bias safe operating area

dv/dt wave form】

VDD

ISD

Rig

DUT

L

VGS

Vplateau

QgsQgd

VG, VD

Charge

VD

VG

VGS

VDS

10%

90%

90%90%

10% 10%

tr

ton

tf

toff

td (off)td (on)

VDS

VDD

Ipeak = VDD / L x ton

【Figure A : Switching time measurement】

VGS

DUT VDD

L

VDS

IDS

Rig

Clamp circuit

【Figure C : Gate charge measurement】

VGS

DUT VDD

RL

VDS

IDS

Rig

VDDDUTRgon Cs

Rig L

Vcc

Rgoff

Time

IG

Electrical charge Q

IGP

【Figure H : IGP wave form】

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 10: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 10 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

0

2

4

6

8

10

0 200 400 600 800 1000 1200

Dra

in-s

ourc

e c

urr

ent ID

S [m

A]

Drain-source voltage VDS [V]

Vgs = 0V

0

2

4

6

8

0 100 200 300 400 500

Eo

ss [μ

J]

Drain-source voltage VDS [V]

【Figure 17:Output capacitance stored energy】

0

5

10

15

20

25

30

0 100 200 300 400 500

Qo

ss [n

C]

Drain-source voltage VDS [V]

0

0.5

1

1.5

2

0 50 100 150 200

Thre

sho

ld v

oltag

e V

TH

[V

]

Temperature Tj [oC]

Ids=1mA

【Figure.19:Threshold voltage (VTH-Tj)】

【Figure 18:Output charge】

【Figure.20:Drain-Source leakage current (Tc=25℃)】

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 11: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 11 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

[Precautions for Use] 1) The product has risks for break-down or burst or giving off smoke in following conditions. Avoid the following use. Fuse

should be added at the input side or connect zener diode between Gate pin and GND, etc as a countermeasure to pass regulatory Safety Standard. Concrete countermeasure could be provided individually. However, customer should make the final judgment.

(1) Reverse the Drain pin and gate pin connection to the power supply board.

(2) Drain pin short to Kelvin Source pin and Source pin.

(3) Drain pin short to Gate pin.

(4) Gate pin open. 2) This product is under development and is subject to change without notice standards.

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 12: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 12 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

■ Outline Unit: mm

*Please note that technical specifications are subject to change without notice.

e

A

D

E1

E2

E3

L

D1

b

E

A2

A1

D2

SYMBOLDIMENSION

MIN NOM MAX

A 1.15 1.25 1.35

A1 0.00 0.02 0.05

A2 0.40 0.50 0.60

b 0.90 1.00 1.10

D 7.90 8.00 8.10

D1 6.84 6.94 7.04

D2 0.40 0.50 0.60

E 7.90 8.00 8.10

E1 0.90 1.00 1.10

E2 3.10 3.20 3.30

E3 2.70 2.80 2.90

e 2.00 B.S.C.

L 0.40 0.50 0.60

1234

5 6 7 8

9

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 13: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

Revision. 008

Page 13 of 13

Established: 2014-09-25 Revised: 2019-03-07

PGA26E19BA

■ Revision History

Revision No Date Description of change

007 2017-01-24 1st edition

008 2019-03-07 Drain current(DC), Power dissipation, Thermal resistance (junction to case), Pin name, Symbol mark, Safe operation area, Output characteristics, Transfer characteristics

Doc No. TD4-ZZ-01675 Revision. 2

Established : 2019-12-02 Revised : 2019-03-07

Page 14: Product Standards...Revision. 008 Page 1 of 12 Revised: Product Standards Established: 2014 -09 25 2019 -03 07 PGA26E19BA PGA26E19BA Doc No. TD4-ZZ-01675 Revision. 2 Established :

本書に記載の技術情報および半導体のご使用にあたってのお願いと注意事項

(1) 本書に記載の製品および技術情報を輸出または非居住者に提供する場合は、当該国における法令、特に安全保障輸出管理に関する法令を遵守してください。

(2) 本書に記載の技術情報は、製品の代表特性および応用回路例などを示したものであり、それをもってパナ

ソニック株式会社または他社の知的財産権もしくはその他の権利の許諾を意味するものではありません。したがって、上記技術情報のご使用に起因して第三者所有の権利にかかわる問題が発生した場合、当社はその責任を負うものではありません。

(3) 本書に記載の製品は、一般用途(事務機器、通信機器、計測機器、家電製品など)、もしくは、本書に個別に記載されている用途に使用されることを意図しております。特別な品質、信頼性が要求され、その故障や誤動作が直接人命を脅かしたり、人体に危害を及ぼす恐れの

ある用途 - 特定用途(車載機器、航空・宇宙用、輸送機器、交通信号機器、燃焼機器、医療機器、安全装置など)でのご使用を想定される場合は事前に当社営業窓口までご相談の上、使用条件等に関して別途、文

書での取り交わしをお願いします。文書での取り交わしなく使用されたことにより発生した損害などについては、当社は一切の責任を負いません。

(4) 本書に記載の製品および製品仕様は、改良などのために予告なく変更する場合がありますのでご了承くだ

さい。したがって、 終的な設計、ご購入、ご使用に際しましては、事前に 新の製品規格書または仕様書をお求め願い、ご確認ください。

(5) 設計に際しては、絶対 大定格、動作保証条件(動作電源電圧、動作環境等)の範囲内でご使用いただきま

すようお願いいたします。特に絶対 大定格に対しては、電源投入および遮断時、各種モード切替時などの過渡状態においても、超えることのないように十分なご検討をお願いいたします。保証値を超えてご使用された場合、その後に発生した機器の故障、欠陥については当社として責任を負いません。また、保証値内のご使用であっても、半導体製品について通常予測される故障発生率、故障モードをご考

慮の上、当社製品の動作が原因でご使用機器が人身事故、火災事故、社会的な損害などを生じさせない冗長設計、延焼対策設計、誤動作防止設計などのシステム上の対策を講じていただきますようお願いいたします。

(6) 製品取扱い時、実装時およびお客様の工程内における外的要因(ESD、EOS、熱的ストレス、機械的スト

レス)による故障や特性変動を防止するために、使用上の注意事項の記載内容を守ってご使用ください。分解後や実装基板から取外し後に再実装された製品に対する品質保証は致しません。また、防湿包装を必要とする製品は、保存期間、開封後の放置時間など、個々の仕様書取り交わしの折に

取り決めた条件を守ってご使用ください。

(7) 本書に記載の製品を他社へ許可なく転売され、万が一転売先から何らかの請求を受けた場合、お客様においてその対応をご負担いただきますことをご了承ください。

(8) 本書の一部または全部を当社の文書による承諾なしに、転載または複製することを堅くお断りいたします。

No.010618