rt505 a/d boardgachon.eri.u-tokyo.ac.jp/~hitosi/necessarray/data/manual/...130 pfc release notes...

37
RT505 A/D 130-RT505-F 3/8/06 130 Broadband Seismic Recorder RT505 A/D Board -B05 Refraction Technology™ -B07

Upload: hoanglien

Post on 18-Apr-2018

251 views

Category:

Documents


24 download

TRANSCRIPT

Page 1: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505 A/D 130-RT505-F 3/8/06

130 Broadband Seismic Recorder

RT505 A/D Board-B05

Refraction Technology™

-B07

Page 2: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

ii

© Copyright 2005 Refraction Technology, Inc.

All rights reserved.

Printed in USA

Refraction Technology, Inc.1600 Tenth Street, Suite APlano, Texas 75074USA

Voice: 214-440-1265Fax: 972-578-0045EMAIL: [email protected]: ftp.reftek.comWWW: http://reftek.com

RT505 A/D 130-RT505-F

Page 3: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505 A/D 130-RT505-F iii

Page 4: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

iv

REF TEK

Update Notification

You can receive E-mail notification of updates by subscribing to the REF TEK 130 notification list.

To subscribe:

1 Send an E-mail to [email protected] with one of the following in the body of the message: “subscribe <listname> <your name> where <list name> is one of the entries in the following table and <your name> is replaced by your name.

2 For the REF TEK 130 Strong Motion (130-SM) product use rt_130_sm.

3 Your E-mail address is automatically extracted from the header of the E-Mail you send.

Revision History:

Notation ConventionsThe following notation conventions are used throughout Ref Tek documentation:

DAS <listname> example

130 rt_130 subscribe rt_130 tom smith

130_ANSS rt_130_anss subscribe rt_130_anss john doe

130_SM rt_130_sm subscribe rt_130_sm mike smith

To obtain updates for REF TEK software, firmware, and documents:

[1] Login to our FTP site at: ftp.reftek.com\pub

[2] User name: Anonymous

[3] Password: Your E-mail Address

Rev Date Reason for change Affected Pages0.1 7/05/03 Initial release All

D 8/6/03 Created separate RT505D book with all B0 versions in one book.

All

Notation DescriptionASCII Indicates the entry conforms to the American Standard Code for Information Interchange

definition of character (text) information.

Binary Indicates the entry is a raw, numeric value.

Hex Indicates hexadecimal notation. This is used with both ASCII characters (0 – 9, A – F) and numeric values.

BCD Indicates the entry is a numeric value where each four bits represents a decimal digit.

RT505 A/D 130-RT505-F

Page 5: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

FPn Indicates the entry is the ASCII representation of a floating-point number with n places fol-lowing the decimal point.

<n> Indicates a single 8-bit byte. When the contents are numeric, it indicates a hexadecimal numeric value; i.e. <84> represents hexadecimal 84 (132 decimal). When the contents are capital letters, it represents a named ASCII control character; i.e. <SP> represents a space character, <CR> represents a carriage return character and <LF> represents a line feed character.

MSB Most Significant Byte of a multi-byte value.

MSbit Most Significant Bit of a binary number.

LSB Least Significant Byte of a multi-byte value.

LSbit Least Significant Bit (bit 0) of a binary number.

YYYY Year as a 4-digit number

DDD Day of year

HH Hour of day in 24-hour format

MM Minutes of hour

SS Seconds of minute

TTT Thousandths of a second (milliseconds)

IIII Unit ID number

n, nS nano, nanoSecond; 10-9 = 0.000000001

u, uS micro, microSecond; 10-6 = 0.000001

m, mS milli, milliSecond; 10-3 = 0.001

K, KHz Kilo, KiloHertz; 103 = 1,000

M, MHz Mega, MegaHertz; 106 = 1,000,000

G, GHz Giga, GigaHertz; 109 = 1,000,000,000

Kb, KB Kilobit, KiloByte; 210 = 1,024

Mb, MB Megabit, MegaByte; 220 = 1,048,576

Gb, GB Gigabit, GigaByte; 230 = 1,073,741,824

RT505 A/D 130-RT505-F v

Page 6: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

vi

Related Manuals:

130-B System Documents Number PDF file130B-01/3 System Startup 130B-SYS-001 130B_startup.pdfPFC_130 Users Guide (Configured for the 130B)

130-PFC-002 130B_pfc.pdf

REF TEK Utilities UTILS-OP-004 130B_utilities.pdf

Archive Utilities ARC-OP-003 arcutil.pdf130B Theory of Operations 130B-SYS-002 130B_theory.pdf130 PFC Release Notes 130-RN-001 130_PFCRN.pdf130 CPU Release Notes 130-RN-002 130_CPURN.pdf130 Command Reference 130-CR-001 130_command.pdf130 Recording Format 130-RF-001 130_record.pdf130-GPS/01 130-TR-003 gps01.pdf

130-01 Board Documents Number PDF fileRT505 - A/D Board 130-RT505 RT505r.pdfa

a. r = Revision level of 130 Board

RT506 - CPU Board 130-RT506 RT506r.pdfRT520 - Lid Interconnect Board 130-RT520 RT520r.pdfRT526 - MicroDrive/Flash Board 130-RT526 RT526rB01.pdf

Optional Manuals Number PDF fileSNDP Installation and Users Guide SNDP-S-003 SNDPUser.pdfSNDP Reference Guide SNDP-S-002 SNDPRef.pdfRTCC Command and Control Users GuideConfigured for the 130B

RTCC-S-009 RTCCB.pdf

RT_Display Users Guide RTD-S-007 RTDisplay.pdfRT_View Users Guide RTV-S-005 RTView.pdfRTPMonitor Installation and Users Guide RTPM-S-008 RTPM.pdfRTPD Installation and Users Guide RTPD-S-005 RTPD.pdfRTP Protocol RTP-S-004 RTP.pdf131A-01/3 Standard Triaxial Accelerometer131A-01/2 Low Noise Triaxial Accelerometer

131A-TR-004 131A.pdf

131A-01/1 Uniaxial Accelerometer 131A-TR-005 131A011.pdf

RT505 A/D 130-RT505-F

Page 7: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505 A/D 130-RT505-F vii

Page 8: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

viii

About this manual:

This 130 Family RT505 manual provides detailed drawings, schematics, and parts for the RT505 A/D board in the following configurations:

• RT505-B07 (Channels 1-3)(x1 gain) (10Vp-p Full Scale Input) used with 130B-01/3

Software Version:

Current software and documentation is available on our web site. Some early units may require hardware modifications to use the latest software. Contact REF TEK if you have any queries on the compatibility of your unit(s) and the current software release.

RT505 A/D 130-RT505-F

Page 9: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

Section 1RT505 - A/D

Figure 1 - 1 RT505 Board

RT505 A/D Rev F 130-RT505-F 3/8/06 1-1

Page 10: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

1.1 RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

1.1.1 Overview

The RT505-B05 A/D board is for the 130-01 and 130-02 DAS Family with x1 and x32 gain for channels 1-3.

This board contains:

24-Bit ADC Channels (3 each)

Input Pre-Amplifier

Digital Anti-Alias Filters

1M SRAM

Direct Memory Access (DMA) Controller

DC-DC Converter

1-2 RT505 A/D Rev F 130-RT505-F

Page 11: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

1.1.2 RT505-B05 Bill of Materials

Figure 1 - 2 RT505-B05 BOM (Sheet 1 of 5)

Ca

pa

cito

r, 1

00

pF

, 5

%,

50

V,

CO

G,

06

03

00

05

CC

C0

60

3C

10

1J5

GA

CE

A1

.00

00

C6

9

Ca

pa

cito

r, 0

.1u

F,

10

%,1

6V

, X

7R

, 0

60

30

02

0C

CC

06

03

C1

04

K4

RA

CE

A5

9.0

00

0C

1-C

5,

C1

3-C

16

, C

19

-C2

2,

C2

5-C

28

, C

38

-C4

6,

C5

2,

C5

4,

C6

7,

C7

2,

C7

6-C

99

, C

10

2-C

10

4,

C1

06

, C

10

8

Ca

pa

cito

r, 0

.01

uF

, 5

%,

50

V,

CO

G,

Ch

ip 1

20

01

0C

CC

12

10

C1

03

J5

GA

CE

A1

2.0

00

0C

6 -

C1

1,

C3

0-C

33

, C

35

, C

36

Ca

pa

cito

r, 6

8u

f, 1

0V

, T

an

talu

m,

Ch

ip 7

34

08

10

CC

TS

M0

06

8E

A1

1.0

00

0C

12

, C

17

, C

18

, C

23

, C

24

, C

29

, C

10

0,

C1

01

, C

10

9-C

11

1

Ca

pa

cito

r, 1

00

uF

, 1

6V

, C

hip

, N

ich

ico

n0

02

5C

CU

WF

1C

10

1M

BR

1G

SE

A1

6.0

00

0C

34

, C

37

, C

47

-C5

0,

C5

7,

C5

9,

C6

2,

C6

3,

C6

5,

C6

6,

C7

4,

C7

5,

C1

05

, C

10

7

Ca

pa

cito

r, 4

7u

F,

16

V,

Ch

ip,

Nic

hic

on

00

30

CC

UW

F1

C4

70

MC

R1

GB

EA

7.0

00

0C

51

, C

55

, C

61

, C

64

, C

70

, C

71

, C

73

Dio

de

, S

ch

ott

ky p

ow

er,

30

V,

1A

00

61

CR

MB

RA

13

0L

T3

EA

2.0

00

0D

26

, D

27

Dio

de

, T

VS

, 5

V,

Un

i-D

ire

ctio

na

l0

29

0C

RS

MB

J5

.0A

EA

24

.00

00

D1

-D2

4

Sh

ield

, A

/D

, fo

r R

T5

05

Ca

rd0

72

0F

AB

00

91

80

EA

1.0

00

0

Sh

ield

, P

wr.

Su

pp

ly,

for

RT

50

5 C

ard

07

30

FA

B0

09

18

1E

A1

.00

00

Fe

rrite

, C

hip

, 1

80

Oh

m,

15

00

Ma

, 0

60

30

90

0F

BB

LM

18

PG

18

1S

N1

EA

2.0

00

0F

B1

, F

B2

Wa

sh

er,

Lo

ck,

#4

, In

tern

al S

tar,

SS

07

60

HIW

-04

EA

4.0

00

0

Sta

nd

off

, F

lare

, #

4-4

0x.3

12

, P

EM

07

40

HK

FB

3-4

40

-10

-ET

EA

4.0

00

0

Sta

nd

off

, U

n-t

hre

ad

ed

, #

6,

.62

5 le

ng

th,

05

90

HK

FS

E-1

43

-20

EA

6.0

00

0

1-3

Page 12: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

Figure 1 - 3 RT505-B05 BOM (Sheet 2 of 5)

Scre

w,

4-4

0X

1/4

, P

PH

, S

S0

75

0H

PH

4-4

0X

4E

A4

.00

00

Ind

ucto

r, 1

00

uH

, 2

0%

00

70

LC

TX

10

0-4

EA

1.0

00

0L

7

Ind

ucto

r, 2

0u

H,

20

%0

63

0L

CT

X2

0-4

EA

1.0

00

0L

8

Ind

ucto

r, 4

7u

h,

10

%,

03

10

LIM

C1

81

24

7E

A6

.00

00

L1

-L6

He

ad

er,

Sh

ort

Pin

, S

et

of

15

Pa

irs #

of

P0

57

0M

CH

D6

96

0E

A1

.00

00

JP

1

Re

lay,

DP

DT

, L

atc

hin

g,

1 C

oil,

Su

rfa

ce

M0

30

0M

KF

TR

-B3

-GB

4.5

Z-B

EA

12

.00

00

K1

- K

12

So

cke

t, 8

Pin

, 8

08

AG

11

D0

58

0M

S8

08

AG

11

DE

A1

.00

00

U2

6

Co

nn

ecto

r, 1

10

Pin

, 1

3m

m T

ails

, 2

mm

Ha

rd0

09

0P

11

40

07

EA

2.0

00

0P

1,

P2

Co

nn

ecto

r, 5

5 P

in,

13

mm

Ta

ils,

2m

m H

ard

00

80

P1

14

02

3E

A1

.00

00

P3

Co

nn

ecto

r, S

hro

ud

, 1

10

Pin

, 2

mm

Ha

rd M

et

07

00

P1

14

43

6E

A2

.00

00

P1

, P

2

Co

nn

ecto

r, S

hro

ud

, 5

5 P

in,

2m

m H

ard

Me

tr0

71

0P

11

44

38

EA

1.0

00

0P

3

Ba

r, S

ho

rtin

g0

82

0P

53

12

20

-2E

A1

.00

00

JP

2

Clip

, S

hie

ld,

SM

T0

77

0P

7-V

20

04

-11

5A

AE

A7

.00

00

J1

- J

7

Co

nn

ecto

r, H

ea

de

r, S

ing

le R

ow

, 3

2 P

in,

#0

05

0P

92

96

47

-01

-32

EA

0.1

30

0JP

2,

JP

3

1-4 RT505 A/D Rev F 130-RT505-F

Page 13: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

Figure 1 - 4 RT505-B05 BOM (Sheet 3 of 5)

Re

sis

tor,

Ze

ro O

hm

, C

hip

06

03

04

50

RC

RC

W0

60

30

00

0F

EA

19

.00

00

R9

, R

11

, R

13

, R

15

, R

16

, R

18

, R

99

- R

10

7,

R1

10

, R

12

4 -

R1

26

Re

sis

tor,

10

.0K

, 1

%,

50

V,

Ch

ip 0

60

30

11

0R

CR

CW

06

03

10

02

FE

A1

.00

00

R8

4

Re

sis

tor,

10

0.0

K,

1%

, 5

0V

, C

hip

06

03

01

00

RC

RC

W0

60

31

00

3F

EA

12

.00

00

R7

2-R

75

, R

80

, R

82

, R

83

, R

87

, R

89

, R

90

, R

93

, R

94

Re

sis

tor,

10

Oh

m,

1%

, 5

0V

, C

hip

06

03

03

80

RC

RC

W0

60

31

0R

0F

EA

22

.00

00

R5

0-R

55

, R

68

, R

70

, R

71

, R

88

, R

91

, R

11

3-R

12

3

Re

sis

tor,

20

0 O

hm

, 1

%,

Ch

ip 0

60

30

42

0R

CR

CW

06

03

20

00

FE

A3

.00

00

R6

9,

R1

08

, R

10

9

Re

sis

tor,

26

.1K

, 1

%,

50

V,

Ch

ip 0

60

30

40

0R

CR

CW

06

03

26

12

FE

A1

.00

00

R8

6

Re

sis

tor,

30

1K

, 1

%,

50

V,

Ch

ip 0

60

30

64

0R

CR

CW

06

03

30

13

FE

A1

.00

00

R9

5

Re

sis

tor,

33

.2K

, 1

%,

50

V,

Ch

ip 0

60

30

41

0R

CR

CW

06

03

33

22

FE

A3

.00

00

R7

6,

R7

8,

R7

9

Re

sis

tor,

46

.4K

, 1

%,

50

V,

Ch

ip 0

60

30

39

0R

CR

CW

06

03

46

42

FE

A2

.00

00

R7

7,

R8

1

Re

sis

tor,

76

.8K

, 1

%,

50

V,

Ch

ip 0

60

30

65

0R

CR

CW

06

03

76

82

FE

A1

.00

00

R9

6

PC

B,

A/D

Bo

ard

, 3

rd G

en

era

tio

n D

AS

08

90

RT

50

5F

EA

1.0

00

0R

EV

F

Re

sis

tor,

1.0

0K

, .1

%,

Ch

ip 0

60

30

32

0R

TN

PW

06

03

10

01

BT

-9E

A1

2.0

00

0R

56

-R6

7

Re

sis

tor,

10

.0K

, .

1%

, C

hip

06

03

04

30

RT

NP

W0

60

31

00

2B

T-9

EA

10

.00

00

R1

, R

2,

R3

, R

6,

R2

6-R

31

Re

sis

tor,

10

.5K

, .1

%,

Ch

ip 0

60

30

92

0R

TN

PW

06

03

10

52

BT

-9E

A3

.00

00

R3

3,

R3

7,

R4

1

1-5

Page 14: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

Figure 1 - 5 RT505-B05 BOM (Sheet 4 of 5)

Re

sis

tor,

1.9

6K

, .1

%,

Ch

ip 0

60

30

93

0R

TN

PW

06

03

19

61

BT

-9E

A3

.00

00

R3

5,

R3

8,

R4

2

Re

sis

tor,

20

.5K

, .1

%,

Ch

ip 0

60

30

94

0R

TN

PW

06

03

20

52

BT

-9E

A3

.00

00

R3

2,

R3

6,

R4

0

Re

sis

tor,

4.0

2K

, .1

%,

Ch

ip 0

60

30

79

0R

TN

PW

06

03

40

21

BT

-9E

A3

.00

00

R4

, R

5,

R7

Re

sis

tor,

4.6

4K

, .1

%,

Ch

ip 0

60

30

91

0R

TN

PW

06

03

46

41

BT

-9E

A3

.00

00

R3

4,

R3

9,

R4

3

Re

sis

tor,

4.9

9K

, .

1%

, C

hip

06

03

03

50

RT

NP

W0

60

34

99

1B

T-9

EA

6.0

00

0R

44

- R

49

Re

sis

tor,

1.0

M,

.1%

, 2

5p

pm

, 1

/8W

, 1

00

V,

03

40

RT

NP

W1

20

61

00

4B

T-9

EA

6.0

00

0R

20

-R2

5

IC,

He

x I

nve

rte

r, S

OIC

06

90

U7

4H

C0

4A

DE

A2

.00

00

U3

7,

U4

2

IC,

8-B

it M

ag

nitu

de

Co

mp

ara

tor

02

20

U7

4H

C6

88

DE

A1

.00

00

U4

0

IC,

EE

PR

OM

, S

eria

l, 2

56

k B

it0

26

0U

AT

17

LV

25

6-1

0P

CE

A1

.00

00

U2

6

IC,

E-P

rom

, S

eria

l, R

ep

rog

ram

ma

ble

02

30

UA

T2

4C

32

N-1

0S

C-2

.7E

A1

.00

00

U3

9

IC,

Dig

ita

l F

ilte

r0

27

0U

CS

53

22

-BL

EA

3.0

00

0U

15

-U1

7

IC,

Sin

gle

De

lta

-Sig

ma

Mo

du

lato

r0

67

0U

CS

53

71

-BS

EA

3.0

00

0U

12

, U

43

, U

46

IC,

Co

ntr

olle

r, B

att

ery

, R

am

, S

tatic

05

40

UD

S1

31

4S

EA

1.0

00

0U

18

IC,

Re

fere

nce

, V

olta

ge

, 2

.5 V

olt

01

80

UL

T1

01

9C

S8

-2.5

EA

1.0

00

0U

13

1-6 RT505 A/D Rev F 130-RT505-F

Page 15: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B05 A/D (Ch 1-3) (x1 x32 gain)

Figure 1 - 6 RT505-B05 BOM (Sheet 5 of 5)

IC,

Re

gu

lato

r, P

ositiv

e0

46

0U

LT

11

29

CS

8E

A3

.00

00

U2

8,

U2

9,

U3

3

IC,

Re

gu

lato

r, N

eg

ative

, A

dj.,

Lo

w D

rop

o0

49

0U

LT

11

75

CS

8E

A2

.00

00

U3

1,

U3

2

IC,

Co

nve

rte

r, D

C t

o D

C,

Ad

j.,

Hig

h E

ffi

06

80

UL

T1

30

3C

S8

EA

1.0

00

0U

41

IC,

OP

Am

p,

Du

al, 8

Pin

SO

IC0

52

0U

LT

13

68

CS

8E

A1

.00

00

U1

IC,

Co

nve

rte

r, D

C-D

C,

Ad

j.,

Ste

p-d

ow

n/I

n0

23

1U

LT

C1

17

4H

VC

S8

EA

1.0

00

0U

38

IC,

16

Bit,

DA

C,

Se

ria

l I/

F,

0-4

.09

6V

ou

t0

51

0U

LT

C1

65

5C

S8

EA

1.0

00

0U

2

IC,

Re

gu

lato

r, 3

.0V

, 1

00

mA

04

70

UN

JU

72

01

U3

0E

A1

.00

00

U2

5

IC,

Re

gu

lato

r, -

3V

, 1

00

Ma

05

00

UN

JU

72

11

U3

0E

A1

.00

00

U2

3

IC,

Op

Am

p,

Lo

w N

ois

e,

8p

in S

OP

05

60

UO

P2

7G

SE

A6

.00

00

U5

-U1

0

IC,

Octa

l 3

S,

Le

ve

l S

hifte

r0

55

0U

SN

74

LV

CC

32

45

AD

WE

A3

.00

00

U3

, U

4,

U1

1

IC,

Ra

m,

Sta

tic,

51

2K

x 8

08

50

UT

C5

5V

EM

20

8A

ST

N-5

5E

A2

.00

00

U1

9,

U2

0

IC,

Octa

l B

us B

uff

er,

No

n-I

nve

rtin

g,

(3-

02

50

UT

C7

4H

C2

44

AF

WE

A1

.00

00

U3

5

IC,

Cm

os 2

-in

pu

t O

R G

ate

, 3

.3v

05

30

UT

C7

4L

CX

32

FN

EA

1.0

00

0U

21

IC,

Inve

r, H

i gh

Sp

ee

d0

48

0U

TC

7S

04

FU

EA

2.0

00

0U

27

, U

30

IC,

2-I

np

ut,

AN

D G

ate

, L

CX

Eq

uiv

ale

nt

08

40

UT

C7

SH

08

FU

EA

3.0

00

0U

44

, U

45

, U

47

IC,

Hig

h S

pe

ed

, C

MO

S0

21

0U

TC

7W

24

1F

UE

A1

.00

00

U3

6

IC,

Pro

gra

mm

ab

le G

ate

Arr

ay,

20

8 P

in,

3.

02

40

UX

CS

30

XL

-4P

Q2

08

CE

A1

.00

00

U3

4

1-7

Page 16: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B07 A/D

1.2 RT505-B07 A/D

1.2.1 Overview

The RT505-B07 A/D board (+/- 10V) is for the 130B-01/3 DAS Family with x1 gain for channels 1-3.

This board contains:

24-Bit ADC Channels (3 each)

Input Pre-Amplifier

Digital Anti-Alias Filters

1M SRAM

Direct Memory Access (DMA) Controller

DC-DC Converter

1-8 RT505 A/D Rev F 130-RT505-F

Page 17: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B07 A/D

Ca

pa

cito

r, 1

00

pF

, 5

%,

50

V,

CO

G,

06

03

00

05

CC

C0

60

3C

10

1J5

GA

CE

A1

.00

00

C6

9

Ca

pa

cito

r, 0

.1u

F,

10

%,1

6V

, X

7R

, 0

60

30

02

0C

CC

06

03

C1

04

K4

RA

CE

A5

9.0

00

0C

1-C

5,

C1

3-C

16

, C

19

-C2

2,

C2

5-C

28

, C

38

-C4

6,

C5

2,

C5

4,

C6

7,

C7

2,

C7

6-C

99

, C

10

2-C

10

4,

C1

06

, C

10

8

Ca

pa

cito

r, 0

.01

uF

, 5

%,

50

V,

CO

G,

Ch

ip 1

20

01

0C

CC

12

10

C1

03

J5G

AC

EA

12

.00

00

C6

- C

11

, C

30

-C3

3,

C3

5,

C3

6

Ca

pa

cito

r, 6

8u

f, 1

0V

, T

an

talu

m,

Ch

ip 7

34

08

10

CC

TS

M0

06

8E

A1

1.0

00

0C

12

, C

17

, C

18

, C

23

, C

24

, C

29

, C

10

0,

C1

01

, C

10

9-C

11

1

Ca

pa

cito

r, 1

00

uF

, 1

6V

, C

hip

, N

ich

ico

n0

02

5C

CU

WF

1C

10

1M

BR

1G

SE

A1

6.0

00

0C

34

, C

37

, C

47

-C5

0,

C5

7,

C5

9,

C6

2,

C6

3,

C6

5,

C6

6,

C7

4,

C7

5,

C1

05

, C

10

7

Ca

pa

cito

r, 4

7u

F,

16

V,

Ch

ip,

Nic

hic

on

00

30

CC

UW

F1

C4

70

MC

R1

GB

EA

7.0

00

0C

51

, C

55

, C

61

, C

64

, C

70

, C

71

, C

73

Dio

de

, S

cho

ttky

po

we

r, 3

0V

, 1

A0

06

1C

RM

BR

A1

30

LT

3E

A2

.00

00

D2

6,

D2

7

Dio

de

, T

VS

, 5

V,

Un

i-D

ire

ctio

na

l0

29

0C

RS

MB

J5.0

AE

A2

4.0

00

0D

1-D

24

Sh

ield

, A

/D

, fo

r R

T5

05

Ca

rd0

72

0F

AB

00

91

80

EA

1.0

00

0

Sh

ield

, P

wr.

Su

pp

ly,

for

RT

50

5 C

ard

07

30

FA

B0

09

18

1E

A1

.00

00

Fe

rrite

, C

hip

, 1

80

Oh

m,

15

00

Ma

, 0

60

30

90

0F

BB

LM

18

PG

18

1S

N1

EA

2.0

00

0F

B1

, F

B2

Wa

she

r, L

ock

, #

4,

Inte

rna

l Sta

r, S

S0

76

0H

IW-0

4E

A4

.00

00

Sta

nd

off

, F

lare

, #

4-4

0x.

31

2,

PE

M0

74

0H

KF

B3

-44

0-1

0-E

TE

A4

.00

00

Sta

nd

off

, U

n-t

hre

ad

ed

, #

6,

.62

5 le

ng

th,

05

90

HK

FS

E-1

43

-20

EA

6.0

00

0

1-9

Page 18: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B07 A/D

Scre

w,

4-4

0X

1/4

, P

PH

, S

S0

75

0H

PH

4-4

0X

4E

A4

.00

00

Ind

ucto

r, 1

00

uH

, 2

0%

00

70

LC

TX

10

0-4

EA

1.0

00

0L

7

Ind

ucto

r, 2

0u

H,

20

%0

63

0L

CT

X2

0-4

EA

1.0

00

0L

8

Ind

ucto

r, 4

7u

h,

10

%,

03

10

LIM

C1

81

24

7E

A6

.00

00

L1

-L6

He

ad

er,

Sh

ort

Pin

, S

et

of

15

Pa

irs #

of

P0

57

0M

CH

D6

96

0E

A1

.00

00

JP

1

Re

lay,

DP

DT

, L

atc

hin

g,

1 C

oil,

Su

rfa

ce

M0

30

0M

KF

TR

-B3

-GB

4.5

Z-B

EA

12

.00

00

K1

- K

12

So

cke

t, 8

Pin

, 8

08

AG

11

D0

58

0M

S8

08

AG

11

DE

A1

.00

00

U2

6

Co

nn

ecto

r, 1

10

Pin

, 1

3m

m T

ails

, 2

mm

Ha

rd0

09

0P

11

40

07

EA

2.0

00

0P

1,

P2

Co

nn

ecto

r, 5

5 P

in,

13

mm

Ta

ils,

2m

m H

ard

00

80

P1

14

02

3E

A1

.00

00

P3

Co

nn

ecto

r, S

hro

ud

, 1

10

Pin

, 2

mm

Ha

rd M

et

07

00

P1

14

43

6E

A2

.00

00

P1

, P

2

Co

nn

ecto

r, S

hro

ud

, 5

5 P

in,

2m

m H

ard

Me

tr0

71

0P

11

44

38

EA

1.0

00

0P

3

Ba

r, S

ho

rtin

g0

82

0P

53

12

20

-2E

A1

.00

00

JP

2

Clip

, S

hie

ld,

SM

T0

77

0P

7-V

20

04

-11

5A

AE

A7

.00

00

J1

- J

7

1-10 RT505 A/D Rev F 130-RT505-F

Page 19: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B07 A/D

Re

sis

tor,

Ze

ro O

hm

, C

hip

06

03

04

50

RC

RC

W0

60

30

00

0F

EA

19

.00

00

R9

, R

11

, R

13

,

Re

sis

tor,

10

.0K

, 1

%,

50

V,

Ch

ip 0

60

30

11

0R

CR

CW

06

03

10

02

FE

A1

.00

00

Re

sis

tor,

10

0.0

K,

1%

, 5

0V

, C

hip

06

03

01

00

RC

RC

W0

60

31

00

3F

EA

12

.00

00

R7

2-R

75

,

Re

sis

tor,

10

Oh

m,

1%

, 5

0V

, C

hip

06

03

03

80

RC

RC

W0

60

31

0R

0F

EA

22

.00

00

R5

0-R

5

Re

sis

tor,

20

0 O

hm

, 1

%,

Ch

ip 0

60

30

42

0R

CR

CW

06

03

20

00

FE

A3

.00

00

Re

sis

tor,

26

.1K

, 1

%,

50

V,

Ch

ip 0

60

30

40

0R

CR

CW

06

03

26

12

FE

A1

.00

00

Re

sis

tor,

30

1K

, 1

%,

50

V,

Ch

ip 0

60

30

64

0R

CR

CW

06

03

30

13

FE

A1

.00

00

Re

sis

tor,

33

.2K

, 1

%,

50

V,

Ch

ip 0

60

30

41

0R

CR

CW

06

03

33

22

FE

A3

.00

00

Re

sis

tor,

46

.4K

, 1

%,

50

V,

Ch

ip 0

60

30

39

0R

CR

CW

06

03

46

42

FE

A2

.00

00

Re

sis

tor,

76

.8K

, 1

%,

50

V,

Ch

ip 0

60

30

65

0R

CR

CW

06

03

76

82

FE

A1

.00

00

PC

B,

A/D

Bo

ard

, 3

rd G

en

era

tio

n D

AS

08

90

RT

50

5F

EA

1.0

00

0

Re

sis

tor,

1.0

0K

, .1

%,

Ch

ip 0

60

30

32

0R

TN

PW

06

03

10

01

BT

-9E

A1

2.0

00

0

Re

sis

tor,

10

.0K

, .

1%

, C

hip

06

03

04

30

RT

NP

W0

60

31

00

2B

T-9

EA

10

.00

00

1-11

Page 20: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

RT505-B07 A/D

Re

sis

tor,

1.9

6K

, .1

%,

Ch

ip 0

60

30

93

0R

TN

PW

06

03

19

61

BT

-9E

A3

.00

00

Re

sis

tor,

20

.5K

, .1

%,

Ch

ip 0

60

30

94

0R

TN

PW

06

03

20

52

BT

-9E

A3

.00

00

Re

sis

tor,

4.0

2K

, .1

%,

Ch

ip 0

60

30

79

0R

TN

PW

06

03

40

21

BT

-9E

A3

.00

00

Re

sis

tor,

4.6

4K

, .1

%,

Ch

ip 0

60

30

91

0R

TN

PW

06

03

46

41

BT

-9E

A3

.00

00

Re

sis

tor,

4.9

9K

, .

1%

, C

hip

06

03

03

50

RT

NP

W0

60

34

99

1B

T-9

EA

6.0

00

0

1-12 RT505 A/D Rev F 130-RT505-F

Page 21: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command
Page 22: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command
Page 23: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

1 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

POWER

PAGE14

AD_PWR_DISABLE

TEST_PWR_DISABLE

TEST

PAGE13

TEST+

TEST-

TST_CLKTST_DINTST_LD-

ANALOG_D-A?

PAGE8

TEST_P

AD_CLKAD_SYNCAD_RST

AD_LPWRAD_RSELAD_USEORAD_ORCALAD_PWDN

AD_DEC[0..2]

AD_DRDY[1..3]

AD_SDAT[1..3]

TEST+

TEST-

SIG+[1..3]

SIG-[1..3]

GND_[1..3]RELAY_EN1-

GAIN_A[1..3]GAIN_B[1..3]

RELAY_EN2-RELAY_EN3-

CONTROL

PAGE4

A[0..25]

RD/WR-RD-

BACK-

DACK1-

DRAK1-

IRQ[2..4]

BREQ-

DREQ1-

WE0-

WAIT-

BS-

WAKEUP-

D[0..15] BXDONEBXINIT-

BXCLKBXDINBXPROG-

CKCPUCK2048KCK1HZ

ID_SCLID_SDA

AD_CLKAD_SYNC

AD_RSTAD_LPWRAD_RSEL

AD_USEORAD_ORCALAD_PWDN

AD_DEC[0..2]

TEST_P

AD_DRDY[1..3]

AD_SDAT[1..3]

TIME

CS3-

WE1-

DRAK0-

DACK0-

RESETOUT-

ID_A[0..4]

DREQ0-

GND_[1..3]

TST_CLKTST_DINTST_LD-

AD_PWR_DISABLE

TEST_PWR_DISABLE

ID_SEL-

BUS_LITH_BAT

RELAY_EN1-

GAIN_A[1..3]GAIN_B[1..3]

RELAY_EN2-RELAY_EN3-

TEST_SM_SENS

CHAN_CONN

PAGE3

SIG+[1..3]

SIG-[1..3]TEST_SM_SENS

CPU_CONN

PAGE2

ID_SCLID_SDA

D[0..15]

IRQ[2..5]

BREQ-

DREQ1-

WAIT-

BXDONEBXINIT-

A[0..25]

ID_A[0..4]

RD/WR-RD-

BACK-

DACK0-

DRAK0-

WE0-

BS-

WAKEUP-

BXCLKBXDIN

BXPROG-

CK1HZCK2048K

CKCPU

TIME

CS3-

WE1-

DRAK1-

DACK1-

RESETOUT-

ID_SEL-

DREQ0-

BUS_LITH_BAT

AD_PWR_DISABLE

TEST_PWR_DISABLE

AD_DRDY[1..3]

TEST_P

AD_DEC[0..2]

SIG+[1..3]

SIG-[1..3]

AD_SDAT[1..3]

TEST-

TEST+

GAIN_A[1..3]

GND_[1..3]

TST_CLKTST_DINTST_LD-

IRQ[2..4]

BREQ-DREQ0-

BXINIT-

WAIT-

BXDONE

DREQ1-

ID_SEL-

RELAY_EN1-

TST_CLKTST_DINTST_LD-

GAIN_B[1..3]

RELAY_EN2-RELAY_EN3-

AD_PWR_DISABLE

TEST_PWR_DISABLE

AD_SYNC

AD_LPWR

AD_ORCALAD_PWDN

AD_RST

AD_RSEL

AD_CLK

AD_USEOR

TEST_SM_SENS

IRQ[2..4]

WAKEUP-

TIME

CS3-

BXDIN

ID_SDA

WAIT-

DREQ0-

ID_SCL

ID_A[0..4]

RD-

BXCLK

CK2048K

DRAK1-

BXINIT-

CK1HZ

WE0-

CKCPU

DACK1-

BXDONE

A[0..25]

RESETOUT-

ID_SEL-

BUS_LITH_BAT

BREQ-

D[0..15]

DREQ1-

RD/WR-

BACK-

BXPROG-

BS-

DACK0-

DRAK0-

WE1-

Page 24: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

14.95 HEIGHTERNIP/N 064172

ERNIP/N 054795

BUSCPU

GUARDGUARDGUARDGUARDGUARDGUARDGUARDGUARDGUARDGUARDGUARD

GPS_TXGPS_RXGPS1HZTX1RTSOUT1DTROUT1RX1CTS1DSR1DCD1PS12VMON

TX2RTSOUT2DTROUT2RX2CTS2DSR2DCD2ENET_TX+ENET_TX-ENET_RX+ENET_RX-

COM1ENCOM2ENCOM1PWRENCOM2PWRENENETPWRENGPS5PWRENGPS12PWRENPWRCH1ENPWRCH4ENGPSRST

LCD_D1

LCD_D6

LCD_D0

LCD_D5LCD_EN

TRIGIN TRIGOUT

CS0-

X_A0

LCD_D4

LCD_RWNMIOSC_EN

LCD_D3

LCD_RS

LCD_D2

LCD_D7

CS2-

SHROUD

SHROUD

14.95 HEIGHT

GUARD

GUARD

GUARD

RESETP-

RESETM-

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- CPU BUS

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

2 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

ID_A3ID_A1 ID_A2ID_A0ID_SDA ID_SCL

BXPROG-BXCLKBXINIT-BXDONE

A2 A3A7 A8

A22 A23RD- WE0-

D2D7D12

CS3-

WAKEUP-DREQ0-

DRAK0-

BREQ-BACK-DACK0-WAIT-

RESETOUT-

ID_A4

IRQ5

DREQ1-DRAK1-

A17 A18A12 A13

CKCPU

CK2048K

IRQ4

TIME

DACK1-ID_SEL-

BUS_LITH_BAT

A4A9

A19A24

D0D5D10D15

A14

WE1-

BXDINCK1HZ

A0A5A10

A20A25RD/WR-

D4D9D14

A15

IRQ2

A1A6A11

A21BS-

A16

IRQ3

D13D8D3 D1

D6D11

V5BUS

V33BUS

V33BUS

V5BUS

+1.8V

+3.3V

+5V

P3A

CONN 55 PINSCOMP_PCICERNI 114023

1234567891011

A1A2A3A4A5A6A7A8A9

A10A11

P3B

CONN 55 PINSCOMP_PCICERNI 114023

1213141516171819202122

B1B2B3B4B5B6B7B8B9

B10B11

P3C

CONN 55 PINSCOMP_PCICERNI 114023

2324252627282930313233

C1C2C3C4C5C6C7C8C9

C10C11

P3D

CONN 55 PINSCOMP_PCICERNI 114023

3435363738394041424344

D1D2D3D4D5D6D7D8D9

D10D11

P3E

CONN 55 PINSCOMP_PCICERNI 114023

4546474849505152535455

E1E2E3E4E5E6E7E8E9

E10E11

P2A

CONN 110 PINSCOMP_PCIAERNI 114007

1234567891011

1516171819202122232425

A1A2A3A4A5A6A7A8A9

A10A11

A15A16A17A18A19A20A21A22A23A24A25

P2B

CONN 110 PINSCOMP_PCIAERNI 114007

2627282930313233343536

4041424344454647484950

B1B2B3B4B5B6B7B8B9

B10B11

B15B16B17B18B19B20B21B22B23B24B25

P2C

CONN 110 PINSCOMP_PCIAERNI 114007

5152535455565758596061

6566676869707172737475

C1C2C3C4C5C6C7C8C9

C10C11

C15C16C17C18C19C20C21C22C23C24C25

P2D

CONN 110 PINSCOMP_PCIAERNI 114007

7677787980818283848586

90919293949596979899100

D1D2D3D4D5D6D7D8D9

D10D11

D15D16D17D18D19D20D21D22D23D24D25

P2E

CONN 110 PINSCOMP_PCIAERNI 114007

101102103104105106107108109110111

115116117118119120121122123124125

E1E2E3E4E5E6E7E8E9

E10E11

E15E16E17E18E19E20E21E22E23E24E25

FB1

180 at 100MHz, 1500mASM/L_0603-CMURATABLM18PG181SN1

FB2

180 at 100MHz, 1500mASM/L_0603-CMURATABLM18PG181SN1

CKCPUCK2048KCK1HZTIME

CS3-A[0..25]

RD-RD/WR-WE0-WE1-BS-

ID_A[0..4]

RESETOUT-WAKEUP-

ID_SCL

BXCLKBXDINBXPROG-

BACK-DRAK0-DRAK1-DACK0-DACK1-

D[0..15]

ID_SEL-ID_SDA

IRQ[2..5]

WAIT-

BXINIT-BXDONE

DREQ0-DREQ1-

BREQ-

BUS_LITH_BAT

Page 25: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ANALOG

BUS

BOARD

1

2

0 Ohm

OPEN

OPEN

0 OhmOPEN

0 Ohm OPEN

0 Ohm

14.95 HEIGHTERNIP/N 054795

MP1MP2MP3

MP4MP5MP6

CALEN1CALEN2CALEN3

CALEN4CALEN5CALEN6

CAL1

CAL4

CENTER1

CENTER4DGND

DGND

SHROUD

CH+7CH-7

CH+8CH-8

AGND

AGND

AGND

AGND

AGND

AGND

CH+9CH-9

CH+10CH-10

CH+11CH-11

CH+12CH-12

MP7MP8MP9

MP10MP11MP12

CALEN7CALEN8CALEN9CAL7

CALEN10CALEN11CALEN12CAL10

CENTER7DGND

CENTER10DGND

ID1

ID4

NOT INSTALLED ON B02

INSTALLED ON B03

R18R15

R11

R16R13R9

R19R14

R10

R17R12R8

RESISTOR

CH+1CH+2

CH+3

CH-1CH-2CH-3

CH+4CH+5

CH+6

CH-4CH-5CH-6

RESISTOR VALUE TABLE

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- ANALOG BUS

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

3 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

AGND

AGND

CH+1

CH+4

SIG+1

CH-1

CH-4

SIG-1

CH+2

CH+5

SIG+2 SIG-2

CH-2

CH-5

CH+3

CH+6

SIG+3 SIG-3

CH-3

CH-6

CH-4

CH+3

CH+2

CH-6

CH-2

CH-1

AGND

CH-3

CH+1

CH-5

CH+6

AGND

CH+5

CH+4

AGND

AGNDAGND

+SENSOR_PWR

-SENSOR_PWR

TEST_SM

+SENSOR_PWR

-SENSOR_PWR

TEST_SM

+6.0V

-6.0V

P1D

CONN 110 PINSCOMP_PCIAERNI 114007

7677787980818283848586

90919293949596979899100

D1D2D3D4D5D6D7D8D9

D10D11

D15D16D17D18D19D20D21D22D23D24D25

P1E

CONN 110 PINSCOMP_PCIAERNI 114007

101102103104105106107108109110111

115116117118119120121122123124125

E1E2E3E4E5E6E7E8E9

E10E11

E15E16E17E18E19E20E21E22E23E24E25

P1C

CONN 110 PINSCOMP_PCIAERNI 114007

5152535455565758596061

6566676869707172737475

C1C2C3C4C5C6C7C8C9

C10C11

C15C16C17C18C19C20C21C22C23C24C25

P1B

CONN 110 PINSCOMP_PCIAERNI 114007

2627282930313233343536

4041424344454647484950

B1B2B3B4B5B6B7B8B9

B10B11

B15B16B17B18B19B20B21B22B23B24B25

P1A

CONN 110 PINSCOMP_PCIAERNI 114007

1234567891011

1516171819202122232425

A1A2A3A4A5A6A7A8A9

A10A11

A15A16A17A18A19A20A21A22A23A24A25

R16

SEE TABLESM/R_0603

R13

SEE TABLESM/R_0603

R9

SEE TABLESM/R_0603

R18

SEE TABLESM/R_0603

R15

SEE TABLESM/R_0603

R11

SEE TABLESM/R_0603

R19

SEE TABLESM/R_0603

R14

SEE TABLESM/R_0603

R10

SEE TABLESM/R_0603

R17

SEE TABLESM/R_0603

R12

SEE TABLESM/R_0603

R8

SEE TABLESM/R_0603

R110

ZERO OHMSM/R_0603

R124

ZERO OHMSM/R_0603

R125

ZERO OHMSM/R_0603

R126

ZERO OHMSM/R_0603

SIG+[1..3]SIG-[1..3]

TEST_SM_SENS

Page 26: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

BOARD

1

2

3

4

RESISTOR VALUE TABLE

10.0 Ohm 10.0 Ohm

10.0 Ohm

10.0 Ohm

OPEN

OPEN

OPEN OPEN

- B01, - B03, - B05

- B02, - B06

RESISTORRESISTOR

BOMR91 R88

BD_A0 BD_A1

TBD

TBD

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- CONTROL

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

4 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

SPROM?

PAGE5

ID_A[0..4]BD_IDSEL-

ID_SCLID_SDA

BD_A[0..1]

ID_SEL-

MEMORY

PAGE7

RAM_A[1..19]RAM_WE0-RAM_WE1-RAM_RD-RAM_LB_CE-RAM_UB_CE-

RAM_D[0..15]

BUS_LITH_BAT

XILINX?PAGE6

CS3-RD-

RD/WR-WE0-

WE1-BS-

WAKEUP-RESETOUT-

CKCPUCK2048KCK1HZTIME

BACK-DRAK0-DRAK1-DACK0-DACK1-

BXCLKBXDINBXPROG-BD_IDSEL-

WAIT-

RAM_WE0-RAM_WE1-

RAM_RD-RAM_LB_CE-RAM_UB_CE-

BREQ-DREQ0-DREQ1-

BXDONEBXINIT-

AD_CLKAD_SYNC

AD_RSTAD_LPWRAD_RSEL

AD_USEORAD_ORCALAD_PWDN

TEST_P

AD_PWR_DISABLETEST_PWR_DISABLE

IRQ[2..4]

RAM_D[0..15]

AD_DEC[0..2]

GND_[1..3]

A[0..25]

D[0..15]

AD_DRDY[1..3]

AD_SDAT[1..3]

RAM_A[1..19]

TST_CLKTST_DINTST_LD-

BD_A[0..1]

RELAY_EN1-

GAIN_A[1..3]GAIN_B[1..3]

RELAY_EN2-RELAY_EN3-

TEST_SM_SENS

BD_A[0..1]

RAM_WE0-RAM_WE1-RAM_RD-RAM_LB_CE-RAM_UB_CE-

RAM_D[0..15]

RAM_A[1..19]

BD_A1BD_A0

BD_IDSEL-

BD_A[0..1]

+3.3V +3.3V

R91SEE TABLESM/R_0603

R89100K 1%SM/C_0603

R90100K 1%SM/C_0603

R88SEE TABLESM/R_0603

A[0..25]

RD/WR-RD-

BS-D[0..15]

BREQ-

DREQ1-

IRQ[2..4]WAIT-

BXINIT-BXDONE

ID_SDA

BUS_LITH_BAT

WE0-WE1-

CS3-

DREQ0-

ID_SEL-

ID_A[0..4]

ID_SCL

RESETOUT-

CKCPU

TIMECK1HZCK2048K

WAKEUP-

BACK-

DACK1-

DRAK1-DRAK0-

DACK0-

BXDINBXPROG-

BXCLK

GAIN_B[1..3]TEST_PGND_[1..3]

TST_CLKTST_DINTST_LD-

RELAY_EN1-

AD_DRDY[1..3]

AD_SDAT[1..3]

GAIN_A[1..3]

AD_DEC[0..2]

AD_PWDN

AD_RSEL

AD_SYNCAD_RSTAD_LPWR

AD_ORCALAD_USEOR

AD_CLK

TEST_PWR_DISABLEAD_PWR_DISABLE

RELAY_EN2-RELAY_EN3-

TEST_SM_SENS

Page 27: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

SHORT TO ENABLE WRITES

CPUMASS RAM

LID

reservedTEST

A/D 2

012

4-78

reserved 9-15A/D 1

reserved

161718-27

3

not usedBOARD ADDR

ANSS SMIreserved

2829-31

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- SPROM

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

5 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

ID_SCLID_SDA

ID_A1

ID_A4

ID_A2

ID_A0

ID_A3

BD_A0BD_A1

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V+3.3V

+3.3V

U39

SERIAL EEPROM 32KBitSOG.050/8/WG.244/L.225ATMEL AT24C32N-10SC-2.7

1234 5

678A0

A1A2GND SDA

SCLWP

VCC JP3

HEADER 2-PIN 1-ROW .1"BLKCON.100/VH/TM1SQ/W.100/23M929647-01-02-i

12

VCC

GND

U36A

TC7W241FUSOG.025/8TOSHIBA

12 64

8

R94100K 1%SM/R_0603

C670.1uF 10% 16V X7RSM/C_0603

C720.1uF 10% 16V X7RSM/C_0603

U40

8BIT EQUALITY CHECKERSOG.050/20/WG.420/L.550TOSHIBATC74HC688AFW

2468

11131517

3579

12141618

1

19

20

10

P0P1P2P3P4P5P6P7

Q0Q1Q2Q3Q4Q5Q6Q7

G

P=Q

VCC

GND

U36B

TC7W241FUSOG.025/8TOSHIBA

75 3

+ C7347uF 20% 16VCHIPCAP6.3

ID_SDA

ID_SCL

BD_IDSEL-

ID_SEL-

ID_A[0..4]

BD_A[0..1]

Page 28: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A ATEST POINTS

PROTOTYPE ONLY

->->->

->->

CLOSE = MASTEROPEN = SLAVE

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- XILINX

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

6 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

TP2TP3TP4TP5

TP0TP1

BXCLKBXDINBXPROG-

XCLKXDINXPROG-

BXDONEBXINIT-

XDONEXINIT-

XDINXCLKXINIT-XLDC

BD_IDSEL-

XCLK

XDIN

XINIT-

D9

XDONE

A2

CK1HZ

A10

XINIT-

A20

D8

A24

XD

IN

D5

BS-

XLDC

A4

A7D14

A1

A11

A25

A16

D6

D15

A12

A3

A5

A18

A15

A9

IRQ

3

XP

RO

G-

WAIT-

A8 A14

A6

CK

CP

UX

CLK

A23

A21

D7

CS3-

D13

A17

A13

D11

IRQ

2

A22

D10

A0IRQ

4

D12

TIME

CK2048K

A19

RAM_A7

RAM_A8

RAM_A9

RAM_A10

RAM_A11

RA

M_D

1R

AM

_D2

RA

M_D

3

RAM_D4

RAM_D6RAM_D5

RAM_D7

RA

M_D

8R

AM

_D9

RA

M_D

10R

AM

_D11

RA

M_D

12R

AM

_D13

RA

M_D

14R

AM

_D15

RA

M_R

D-

RAM_WE0-

RA

M_W

E1-

RA

M_L

B_C

E-

RA

M_U

B_C

E-

BACK-

DRAK0-DRAK1-

DACK0-DACK1-

AD_DRDY1

AD

_DR

DY

2

AD

_DR

DY

3

AD_SDAT1

AD

_SD

AT

2

AD

_SD

AT

3

AD

_CLK

AD

_SY

NC

AD

_RS

TA

D_L

PW

R

AD

_RS

EL

AD

_US

EO

R

AD

_OR

CA

L

AD_PWDN

D0

D1

D2

D3

D4

RA

M_A

1R

AM

_A2

RA

M_A

3R

AM

_A4

RAM_A5RAM_A6

RAM_A12

RAM_A13

RAM_A14

RAM_A15

RAM_A16

RAM_A17

RAM_A18

RAM_A19

RA

M_D

0

RD-WE0-WE1-

RD/WR-

GAIN_A2

AD

_DE

C0

AD

_DE

C2

AD

_DE

C1

GAIN_A1

GAIN_A3GAIN_B1GAIN_B2GAIN_B3

TEST_PGND_1

GND_2GND_3

TEST_PWR_DISABLE

TP2TP3TP4TP5

TP0TP1

RESETOUT-

WAKEUP-

TST_CLKTST_DIN

TST_LD-

DREQ0-DREQ1-

BREQ-

BD_A0BD_A1

RELAY_EN1-

AD_PWR_DISABLE

RELAY_EN2-

RELAY_EN3-

TE

ST

_SM

_SE

NS

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V+3.3V+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V +3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

+3.3V

JP1

HEADER 6X2BLKCON.100/VH/TM2OE/W.200/12

1 23 45 67 89 1011 12

U35

TC74HC244AFWSOG.050/20/WG.420/L.550TOSHIBA

2468

11131517

119

181614129753

2010

1A11A21A31A42A12A22A32A4

1G2G

1Y11Y21Y31Y42Y12Y22Y32Y4

VCCGND

U26

AT17LV256-10PCDIP.100/8/W.300/L.475ATMEL

1234 5

678DATA

CLKRST/OECE GND

CEOVPPVCC

C82

0.1uF 10% 16V X7RSM/C_0603

C92

0.1uF 10% 16V X7RSM/C_0603

R82 100K 1%

R83 100K 1%

R84 10.0K 1%

SM/R_0603

C85

0.1uF 10% 16V X7RSM/C_0603

C78

0.1uF 10% 16V X7RSM/C_0603

C87

0.1uF 10% 16V X7RSM/C_0603

JP2

HEADER 2-PIN 1-ROW .1"BLKCON.100/VH/TM1SQ/W.100/23M929647-01-02-i

12

R87100K 1%SM/R_0603

C88

0.1uF 10% 16V X7RSM/C_0603

+ C7047uF 20% 16VCHIPCAP6.3

+ C6447uF 20% 16VCHIPCAP6.3

C80

0.1uF 10% 16V X7RSM/C_0603

C89

0.1uF 10% 16V X7RSM/C_0603

C93

0.1uF 10% 16V X7RSM/C_0603

C86

0.1uF 10% 16V X7RSM/C_0603

C90

0.1uF 10% 16V X7RSM/C_0603

C81

0.1uF 10% 16V X7RSM/C_0603

+ C6147uF 20% 16VCHIPCAP6.3

C91

0.1uF 10% 16V X7RSM/C_0603

C84

0.1uF 10% 16V X7RSM/C_0603

C790.1uF 10% 16V X7RSM/C_0603

C830.1uF 10% 16V X7RSM/C_0603

+ C7147uF 20% 16VCHIPCAP6.3

U34

FPGAQUAD.50M/208/WG30.60XILINX XCS30XL-4PQ208C

1 2 3 4 5 6 7 13 14 15 16 17 20 21 22 23 25 26 27 28 29 30 31 32 36 37 38 39 40 41 42 43 49 50 51 52

104103102

9796

9493929190898887

83828180797877767574

7069686766

6059585756555453

156

155

154

153

152

151

150

144

143

142

141

137

136

135

134

133

132

131

130

129

128

127

126

125

124

123

122

118

113

112

111

110

108

109

106

105

157158159160161162163164165

170171172

181

174175176177178

182183184185186187188189

193194195

202203204205206207208

18 338 9 10 11 12 19 24 34 35 44 45 46 47 48

72

6564636261

71

73

86

8485

107

1011009998

114

115

116

117

121

119

120

140

138

139

149

148

147

145

146

201200199198197196

192

173

191190

180179

166167

169

95

168

GN

DI/

O,G

CK

1I/

OI/

OI/

OI/

O,T

DI

I/O

,TC

K

GN

DI/

OI/

OI/

O,T

MS

I/O

I/O

I/O

I/O

I/O

GN

DV

CC

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

GN

DI/

OI/

OI/

OI/

OI/

O

I/O

,GC

K2

M1

GN

DM

0

DONEGND

I/O,GCK4

I/OI/O

I/OI/OI/O

GNDI/OI/OI/OI/O

I/OI/OI/OI/O

GNDVCC

I/O,INITI/OI/OI/O

I/OI/OI/OI/O

GND

I/O,LDCI/OI/OI/O

I/O,HDCI/O,GCK3

PWRDWNVCC

VC

CC

CLK

I/O

,GC

K6,

DO

UT

I/O

,DIN I/O

I/O

I/O

I/O

GN

DI/

OI/

O

I/O

I/O

I/O

I/O

I/O

I/O

GN

DV

CC

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

GN

D

I/O

I/O

I/O

I/O

I/O

,GC

K5

I/O

PG

RM

VC

C

O,TDOGNDI/OI/O,GCK7I/OI/OI/OI/OI/O

GNDI/OI/O

I/O

I/OI/OI/OI/OI/O

GNDVCCI/OI/OI/OI/OI/OI/O

I/OI/OGND

I/OI/OI/OI/OI/OI/O,GCK8VCC

VC

C

VC

C

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/OI/OI/OI/OI/O

VCC

I/O

VCC

I/OI/O

I/O

I/OI/OI/OI/O

I/O

I/O

I/O

I/O

VC

C

I/O

I/O

VC

C

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/OI/OI/OI/OI/OI/O

VCC

VCC

I/OI/O

I/OI/O

I/OI/O

I/O

I/O

I/O

BXCLKBXDINBXPROG-BD_IDSEL-

A[0..25]

RD-RD/WR-WE0-WE1-

CKCPU

CS3-

CK2048K

BS-

WAIT-IRQ[2..4]

BXDONEBXINIT-

CK1HZTIME

RAM_A[1..19]

RAM_RD-RAM_WE0-RAM_WE1-RAM_LB_CE-RAM_UB_CE-

WAKEUP-RESETOUT-

BACK-DRAK0-DRAK1-DACK0-DACK1-

AD_DRDY[1..3]AD_SDAT[1..3]

AD_CLKAD_SYNCAD_RSTAD_LPWR

AD_USEORAD_RSEL

AD_ORCALAD_PWDN

AD_DEC[0..2]

GAIN_A[1..3]GAIN_B[1..3]TEST_PGND_[1..3]

AD_PWR_DISABLETEST_PWR_DISABLE

RAM_D[0..15]

D[0..15]

TST_CLKTST_DINTST_LD-

BD_A[0..1]

BREQ-DREQ0-DREQ1-

RELAY_EN1-RELAY_EN2-RELAY_EN3-

TEST_SM_SENS

Page 29: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- MEMORY

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

7 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

RAM_RD-

RAM_D0RAM_D1

RAM_A5RAM_A6RAM_A7RAM_A8

RAM_D2RAM_D3RAM_D4RAM_D5RAM_D6RAM_D7

RAM_A9RAM_A10RAM_A11RAM_A12RAM_A13

RAM_A4RAM_A3RAM_A2RAM_A1

RAM_A18RAM_A17RAM_A16RAM_A15RAM_A14

RAM_WE0-RAM_LB_CE-

RAM_A19

RAM_RD-

RAM_D8RAM_D9RAM_D10RAM_D11RAM_D12RAM_D13RAM_D14RAM_D15

RAM_WE1-RAM_UB_CE-

RAM_A16

RAM_A1

RAM_A3

RAM_A7

RAM_A5

RAM_A14

RAM_A10RAM_A9

RAM_A18

RAM_A15

RAM_A11

RAM_A19

RAM_A2

RAM_A13

RAM_A8

RAM_A17

RAM_A12

RAM_A4

RAM_A6

RAM_PROTECT

+3.3VVRAM

VRAM VRAMVRAM VRAM

VRAMVRAM

VRAM

C54

0.1uF 10% 16V X7RSM/C_0603

C52

0.1uF 10% 16V X7RSM/C_0603

U19

SRAM 4MegBitSOG.50M/32/WG13.40/L8.20TOSHIBATC55V4000ST-70

1

23

4

5

6

7

8

9

10

11

12

1314151617181920

212223

24

2526272829

30

31

32

A11

A9A8

A13

R/W

A17

A15

VCC

A18

A16

A14

A12

A7A6A5A4A3A2A1A0

IO1IO2IO3

GND

IO4IO5IO6IO7IO8

CE

A10

OE

U20

SRAM 4MegBitSOG.50M/32/WG13.40/L8.20TOSHIBATC55V4000ST-70

1

23

4

5

6

7

8

9

10

11

12

1314151617181920

212223

24

2526272829

30

31

32

A11

A9A8

A13

R/W

A17

A15

VCC

A18

A16

A14

A12

A7A6A5A4A3A2A1A0

IO1IO2IO3

GND

IO4IO5IO6IO7IO8

CE

A10

OE

+ C5547uF 20% 16VCHIPCAP6.3

+ C5147uF 20% 16VCHIPCAP6.3

U18

SRAM PWR CONTROLLERSOG.050/16/WG.420/L.425DALLAS SEMIDS1314S

1

3

5

7 10

16

13

2

1112

144

6

8 9

15nc

nc

nc

nc nc

nc

nc

VCCMEM

CEOBW

RSTVBAT

TOL

GND CEI

VCC

U21A

TC74LCX32FNSOG.050/14/WG.244/L.375TOSHIBA

1

23

147

U21B

TC74LCX32FNSOG.050/14/WG.244/L.375TOSHIBA

4

56

147

U21C

TC74LCX32FNSOG.050/14/WG.244/L.375TOSHIBA

9

108

147

U21D

TC74LCX32FNSOG.050/14/WG.244/L.375TOSHIBA

12

1311

147

RAM_A[1..19]

RAM_WE0-RAM_WE1-

RAM_RD-

RAM_LB_CE-RAM_UB_CE-

BUS_LITH_BAT

RAM_D[0..15]

Page 30: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- ANALOG AND D/A

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

8 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

AD_CHAN_1

PAGE9

SIG+SIG-

GAIN_APGAIN_AM

AD+AD-

TEST+TEST-

TEST_PTEST_MGND_PGND_M

GAIN_BPGAIN_BM

CONVERTER

PAGE12

AD1+AD1-AD2+AD2-AD3+AD3-

AD_CLKAD_SYNCAD_RSTAD_LPWRAD_RSELAD_USEORAD_ORCALAD_PWDN

AD_DEC[0..2]

AD_DRDY[1..3]

AD_SDAT[1..3]

AD_CHAN_2

PAGE10

SIG+SIG-

GAIN_APGAIN_AM

AD+AD-

TEST+TEST-

TEST_PTEST_MGND_PGND_M

GAIN_BPGAIN_BM

AD_CHAN_?

PAGE11

SIG+SIG-

GAIN_APGAIN_AM

AD+AD-

TEST+TEST-

TEST_PTEST_MGND_PGND_M

GAIN_BPGAIN_BM

GAIN_AM1GAIN_AP1

TEST_M1TEST_P1

SIG+1SIG-1

TEST_P1TEST_M1

TEST_P2

TEST_P3

AD2-

AD1+AD1-

GAIN_AM2GAIN_AP2

TEST_M2TEST_P2

GNDB_M2GNDB_P2

SIG+2SIG-2

AD2+

GAIN_AM3GAIN_AP3

TEST_M3TEST_P3

GNDB_M3GNDB_P3

SIG+3SIG-3

AD3+AD3-

GAIN_BM1

GAIN_BM2GAIN_BP3GAIN_BM3

GNDB_P1GNDB_M1

GAIN_BM1GAIN_BP1

GAIN_BP2GAIN_BM2

GAIN_BP3GAIN_BM3

TEST_M2

TEST_M3

GNDB_P1GNDB_M1GNDB_P2GNDB_M2GNDB_P3GNDB_M3

GAIN_BP1

GAIN_BP2

GAIN_AM2GAIN_AP2

GAIN_AP3GAIN_AM3

GAIN_AP1GAIN_AM1

GND_1

GND_2

GND_3

GAIN_A1

GAIN_A2

GAIN_A3

GAIN_B1

GAIN_B3

GAIN_B2

+3.3V +5VA

+5VA+3.3V

+5VA+3.3V

+3.3V

+3.3V

U11

OCTAL 3S LEVEL SHIFTERSOG.050/24/WG.420/L.625TISN74LVCC3245ADW

12

1112 13

24

2223

3456789

101415161718192021

VCCADIR

GNDGND GND

VCCB

OEnc

A0A1A2A3A4A5A6A7

B7B6B5B4B3B2B1B0

U3

OCTAL 3S LEVEL SHIFTERSOG.050/24/WG.420/L.625TISN74LVCC3245ADW

12

1112 13

24

2223

3456789

101415161718192021

VCCADIR

GNDGND GND

VCCB

OEnc

A0A1A2A3A4A5A6A7

B7B6B5B4B3B2B1B0

U4

OCTAL 3S LEVEL SHIFTERSOG.050/24/WG.420/L.625TISN74LVCC3245ADW

12

1112 13

24

2223

3456789

101415161718192021

VCCADIR

GNDGND GND

VCCB

OEnc

A0A1A2A3A4A5A6A7

B7B6B5B4B3B2B1B0

U42A

74HC04SOG.050/14/WG.244/L.350

1 2

U42B

74HC04SOG.050/14/WG.244/L.350

3 4

U42C

74HC04SOG.050/14/WG.244/L.350

5 6

U42D

74HC04SOG.050/14/WG.244/L.350

89

U42E

74HC04SOG.050/14/WG.244/L.350

11 10U42F

74HC04SOG.050/14/WG.244/L.350

13 12

147

U37A

74HC04SOG.050/14/WG.244/L.350

1 2

U37B

74HC04SOG.050/14/WG.244/L.350

3 4

U37C

74HC04SOG.050/14/WG.244/L.350

5 6

U37D

74HC04SOG.050/14/WG.244/L.350

89

U37E

74HC04SOG.050/14/WG.244/L.350

11 10

U37F

74HC04SOG.050/14/WG.244/L.350

13 12

147

J1

SMITCLPP7-V2004-115AA

J3

SMITCLPP7-V2004-115AA

J5

SMITCLPP7-V2004-115AA

J7

SMITCLPP7-V2004-115AA

J6

SMITCLPP7-V2004-115AA

J2

SMITCLPP7-V2004-115AA

J4

SMITCLPP7-V2004-115AA

SIG+[1..3]SIG-[1..3]

AD_CLKAD_SYNCAD_RSTAD_LPWRAD_RSELAD_USEORAD_ORCALAD_PWDN

AD_DEC[0..2]TEST_P

AD_DRDY[1..3]

AD_SDAT[1..3]

TEST+TEST-

GND_[1..3]

GAIN_A[1..3]

RELAY_EN1-

GAIN_B[1..3]

RELAY_EN2-RELAY_EN3-

Page 31: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

NAIS/AROMATAGQ210A4H

Install two Zero ohm

resistors in place

of Relay

Install Zero ohm

resistor in place of

relay

-B01

- B02

- B03

- B05

- B06

32X UPGRADE

R32 R33 R34 R35

20.5K

20.5K

20.5K

20.5K

110K

NA NA

10.5K

10.5K

10.5K

10.5K

11.8K

2.10K

2.10K

OPEN OPEN

4.64K

4.64K

4.64K

499 Ohm

499 Ohm

1.96K

1.96K

1.96K

RESISTOR

BOM

RESISTOR VALUE TABLE

R36R40

R37R41

R39R43

R38R42

B03 ONLY

INSTALL0 OhmRESISTOR

B03 DONOT INSTALL

B03 ONLY10K Ohm

B03 0 Ohm

DO NOT INSTALLFOR B03

INSTALL (2) ZEROOhm RESISTORS

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- ANALOG SECTION

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

9 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

-5.5VAB

+5.5VAB

+5.5VAB

-5.5VAB

-5.5VAB

+5.5VAB

+5.5VA

-5.5VA

R251.0M 0.1%SM/R_1206

R31

10.0K 0.1%SM/R_0603

R5210.0 OHM 1%

SM/R_0603 C250.1uF 10% 16V X7RSM/C_0603

C270.1uF 10% 16V X7RSM/C_0603

C280.1uF 10% 16V X7RSM/C_0603

C260.1uF 10% 16V X7RSM/C_0603R55

10.0 OHM 1%

SM/R_0603

R241.0M 0.1%SM/R_1206

R49

4.99K 0.1%SM/R_0603

R42SEE TABLE

SM/R_0603

R30

10.0K 0.1%SM/R_0603 R41

SEE TABLESM/R_0603

R40SEE TABLESM/R_0603

R48

4.99K 0.1%SM/R_0603

R43SEE TABLESM/R_0603

K6DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K3DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K9DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K12DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

456

7

81

D12TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D6TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D18TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D24TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D23TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

-

+U9OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

-

+

U10OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

L6

47uH 10%SM/C_1812DALE

L5

47uH 10%SM/C_1812DALE

D5TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D11TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D17TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

R102

ZERO OHMSM/R_0603

R103

ZERO OHMSM/R_0603

R104ZERO OHMSM/R_0603

+ C2468uF 20% 10VSM/CT_7343-C

+ C2968uF 20% 10VSM/CT_7343-C

C100.01uF 5% 50V COG

SM/C_1210

C110.01uF 5% 50V COG

SM/C_1210

SIG-

TEST+

TEST-

TEST_PTEST_M

GND_PGND_M

AD-

AD+

GAIN_AMGAIN_AP

SIG+

GAIN_BPGAIN_BM

Page 32: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

NAIS/AROMATAGQ210A4H

Install two Zero ohm

resistors in place

of Relay

Install Zero ohm

resistor in place of

relay

-B01

- B02

- B03

- B05

- B06

32X UPGRADE

R32 R33 R34 R35

20.5K

20.5K

20.5K

20.5K

110K

NA NA

10.5K

10.5K

10.5K

10.5K

11.8K

2.10K

2.10K

OPEN OPEN

4.64K

4.64K

4.64K

499 Ohm

499 Ohm

1.96K

1.96K

1.96K

RESISTOR

BOM

RESISTOR VALUE TABLE

R36R40

R37R41

R39R43

R38R42

B03 ONLY

INSTALL0 OhmRESISTOR

B03 DONOT INSTALL

B03 ONLY10K Ohm

B03 0 Ohm

DO NOT INSTALLFOR B03

INSTALL (2) ZEROOhm RESISTORS

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- ANALOG SECTION

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

10 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

-5.5VAB

+5.5VAB

+5.5VAB

-5.5VAB

-5.5VAB

+5.5VAB

+5.5VA

-5.5VA

R231.0M 0.1%SM/R_1206

R29

10.0K 0.1%SM/R_0603

R5110.0 OHM 1%

SM/R_0603 C190.1uF 10% 16V X7RSM/C_0603

C210.1uF 10% 16V X7RSM/C_0603

C220.1uF 10% 16V X7RSM/C_0603

C200.1uF 10% 16V X7RSM/C_0603R54

10.0 OHM 1%

SM/R_0603

R221.0M 0.1%SM/R_1206

R47

4.99K 0.1%SM/R_0603

R38SEE TABLE

SM/R_0603

R28

10.0K 0.1%SM/R_0603 R37

SEE TABLESM/R_0603

R36SEE TABLESM/R_0603

R46

4.99K 0.1%SM/R_0603

R39SEE TABLESM/R_0603

K5DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K2DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K8DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K11DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

456

7

81

D10TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D4TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D16TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D22TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D21TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

-

+U7OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

-

+

U8OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

L4

47uH 10%SM/C_1812DALE

L3

47uH 10%SM/C_1812DALE

D3TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D9TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D15TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

R99

ZERO OHMSM/R_0603

R100

ZERO OHMSM/R_0603

R101ZERO OHMSM/R_0603

+ C1868uF 20% 10VSM/CT_7343-C

+ C2368uF 20% 10VSM/CT_7343-C

C80.01uF 5% 50V COG

SM/C_1210

C90.01uF 5% 50V COG

SM/C_1210

SIG-

TEST+

TEST-

TEST_PTEST_M

GND_PGND_M

AD-

AD+

GAIN_AMGAIN_AP

SIG+

GAIN_BPGAIN_BM

Page 33: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

NAIS/AROMATAGQ210A4H

Install two Zero ohm

resistors in place

of Relay

Install Zero ohm

resistor in place of

relay

-B01

- B02

- B03

- B05

- B06

32X UPGRADE

R32 R33 R34 R35

20.5K

20.5K

20.5K

20.5K

110K

NA NA

10.5K

10.5K

10.5K

10.5K

11.8K

2.10K

2.10K

OPEN OPEN

4.64K

4.64K

4.64K

499 Ohm

499 Ohm

1.96K

1.96K

1.96K

RESISTOR

BOM

RESISTOR VALUE TABLE

R36R40

R37R41

R39R43

R38R42

B03 ONLY

INSTALL0 OhmRESISTOR

B03 DONOT INSTALL

B03 ONLY10K Ohm

B03 0 Ohm

DO NOT INSTALLFOR B03

INSTALL (2) ZEROOhm RESISTORS

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- ANALOG SECTION

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

11 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

-5.5VAB

+5.5VAB

+5.5VAB

-5.5VAB

-5.5VAB

+5.5VAB

+5.5VA

-5.5VA

R211.0M 0.1%SM/R_1206

R27

10.0K 0.1%SM/R_0603

R5010.0 OHM 1%

SM/R_0603 C130.1uF 10% 16V X7RSM/C_0603

C150.1uF 10% 16V X7RSM/C_0603

C160.1uF 10% 16V X7RSM/C_0603

C140.1uF 10% 16V X7RSM/C_0603R53

10.0 OHM 1%

SM/R_0603

R201.0M 0.1%SM/R_1206

R45

4.99K 0.1%SM/R_0603

R35SEE TABLE

SM/R_0603

R26

10.0K 0.1%SM/R_0603 R33

SEE TABLESM/R_0603

R32SEE TABLESM/R_0603

R44

4.99K 0.1%SM/R_0603

R34SEE TABLESM/R_0603

K4DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K1DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K7DPDT 1 COIL LATCHING

RELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

4

56

7

81

K10DPDT 1 COIL LATCHINGRELAY/SM/DPDT/LATCHING/1COILFUJITSUFTR-B3 GB4.5Z-B

23

456

7

81

D8TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D2TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D14TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D20TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D19TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

-

+U5OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

-

+

U6OP27GSSOG.050/8/WG.244/L.225ANALOG DEVICES

2

36

74 81

L2

47uH 10%SM/C_1812DALE

L1

47uH 10%SM/C_1812DALE

D1TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D7TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

D13TVS 5VSM/DO214AA_12MICRO SEMISMBJ5.0A

R105

ZERO OHMSM/R_0603

R106

ZERO OHMSM/R_0603

R107ZERO OHMSM/R_0603

+ C1268uF 20% 10VSM/CT_7343-C

+ C1768uF 20% 10VSM/CT_7343-C

C60.01uF 5% 50V COG

SM/C_1210

C70.01uF 5% 50V COG

SM/C_1210

SIG-

TEST+

TEST-

TEST_PTEST_M

GND_PGND_M

AD-

AD+

GAIN_AMGAIN_AP

SIG+

GAIN_BPGAIN_BM

Page 34: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- D/A

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

12 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

AD_CLK

AD_CLK

AD_PWDN

AD_DEC1

AD_DEC1

AD_SYNC

AD_RST

AD_ORCAL

AD_ORCAL

AD_DRDY1

AD_RST

AD_CLK

AD_DEC2

AD_PWDN AD_USEOR

AD_SYNC

AD_DEC0

AD_SDAT2

AD_RSEL

AD_USEOR

AD_DRDY2

AD_CLK

AD_DEC2

AD_RSEL

AD_DEC0

AD_SDAT1

AD_DEC1

AD_SYNC

AD_SDAT3

AD_DRDY3

AD_CLK AD_CLK

AD_DEC2AD_USEORAD_PWDN

AD_DEC0

AD_RSEL

AD_ORCAL

AD_RST

AD_REF

AD_REF

AD_REF

AD_LPWR

+5VBX

+3VBZ18

+3VBZ8

+5VBX

+3VBX8

+5VBY

+3VBX18

+5VBY

-3VAB+3VAB

+5VBZ+5VBZ

+3VBY8

+3VBY18

+3VAB

+3VAB

+3VAB

-3VAB

-3VAB

-3VAB

+3VAB

+3VAB

+3VAB

-3VBX7

-3VBY7

-3VBZ7

U17

DIGITAL FILTER 24BITCLCC28-CCS5322-KL

123456789

1011121314 15

16171819202122232425262728CS

SYNCCLKINRESETMSYNCMFLGMCLK+VAEDGNDMDATATDATACSELH/SPWDN USEOR

DECCDECBDECA

ORCALDGND+VAEDRDY

ERRORSODSID

SCLKRSEL

R/W

C320.01uF 5% 50V COGSM/C_1210-C

C310.01uF 5% 50V COGSM/C_1210-C

C300.01uF 5% 50V COGSM/C_1210-C

U16

DIGITAL FILTER 24BITCLCC28-CCS5322-KL

123456789

1011121314 15

16171819202122232425262728CS

SYNCCLKINRESETMSYNCMFLGMCLK+VAEDGNDMDATATDATACSELH/SPWDN USEOR

DECCDECBDECA

ORCALDGND+VAEDRDY

ERRORSODSID

SCLKRSEL

R/W

R67 1.00K 0.1%SM/R_0603-C

R66 1.00K 0.1%SM/R_0603-C

R65 1.00K 0.1%SM/R_0603-C

R64 1.00K 0.1%SM/R_0603-C

R63 1.00K 0.1%SM/R_0603-C

R62 1.00K 0.1%SM/R_0603-C

R61 1.00K 0.1%SM/R_0603-C

R60 1.00K 0.1%SM/R_0603-C

R57 1.00K 0.1%SM/R_0603-C

R56 1.00K 0.1%SM/R_0603-C

C360.01uF 5% 50V COGSM/C_1210-C

C350.01uF 5% 50V COGSM/C_1210-C

U15

DIGITAL FILTER 24BITCLCC28-CCS5322-KL

123456789

1011121314 15

16171819202122232425262728CS

SYNCCLKINRESETMSYNCMFLGMCLK+VAEDGNDMDATATDATACSELH/SPWDN USEOR

DECCDECBDECA

ORCALDGND+VAEDRDY

ERRORSODSID

SCLKRSEL

R/W

U12

SINGLE 24BIT ANALOG MODULATORSOG.65M/24/W8.20/L8.25CRYSTAL SEMICS5371-BS

12

34

8

910

1112

5

67

13

14

17

18

23

2019

242221

1516

INR1+INF1+

INF1-INR1-

VA+

NCNC

NCNC

VREF+

VREF-VA-

VD

OFST

DGND

VD

LPWR

MSYNCMCLK

PWDN1MFLAG1MDATA1

NCNC

U43

SINGLE 24BIT ANALOG MODULATORSOG.65M/24/W8.20/L8.25CRYSTAL SEMICS5371-BS

12

34

8

910

1112

5

67

13

14

17

18

23

2019

242221

1516

INR1+INF1+

INF1-INR1-

VA+

NCNC

NCNC

VREF+

VREF-VA-

VD

OFST

DGND

VD

LPWR

MSYNCMCLK

PWDN1MFLAG1MDATA1

NCNC

U46

SINGLE 24BIT ANALOG MODULATORSOG.65M/24/W8.20/L8.25CRYSTAL SEMICS5371-BS

12

34

8

910

1112

5

67

13

14

17

18

23

2019

242221

1516

INR1+INF1+

INF1-INR1-

VA+

NCNC

NCNC

VREF+

VREF-VA-

VD

OFST

DGND

VD

LPWR

MSYNCMCLK

PWDN1MFLAG1MDATA1

NCNC

C106

0.1uF 10% 16V X7RSM/C_0603-C

R108

200 OHM 1%SM/R_0603-C + C105

100uF 20% 16VCHIPCAP08

R58 1.00K 0.1%SM/R_0603-C

C330.01uF 5% 50V COGSM/C_1210-C

R59 1.00K 0.1%SM/R_0603-C

+ C107100uF 20% 16VCHIPCAP08

C108

0.1uF 10% 16V X7RSM/C_0603-C

R109

200 OHM 1%SM/R_0603-C

C40

0.1uF 10% 16V X7RSM/C_0603-C

R69

200 OHM 1%SM/R_0603-C + C34

100uF 20% 16VCHIPCAP08

U13

VOLTAGE REFERENCE 2.5VSOG.050/8/W.244/L.225LINEAR TECHLT1019CS8-2.5

2 6

3

574

IN OUT

TEMP

TRIMHEATGND

VCC

GND

U45

TC7SH08FUSSOP5-PATOSHIBA

123

5

4

VCC

GND

U44

TC7SH08FUSSOP5-PATOSHIBA

123

5

4

VCC

GND

U47

TC7SH08FUSSOP5-PATOSHIBA

123

5

4

AD_SYNC

AD_PWDN

AD_DRDY[1..3]AD_RSEL AD_SDAT[1..3]

AD_CLK

AD2-

AD3-

AD_RST AD_DEC[0..2]

AD1-

AD1+

AD_USEOR

AD_ORCAL

AD2+

AD_LPWR

AD3+

Page 35: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- TEST

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

13 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

-5VB+5VB

-5VB

+5VB+5VB

+5VB

U2

16BIT Vout D/ASOG.050/8/WG.244/L.225LINEAR TECHLTC1655CS8

1234

8765

CLKDINLDDOUT

VCCVOUT

REFGND

R7

4.02K 0.1%SM/R_0603

C30.1uF 10% 16V X7RSM/C_0603

C10.1uF 10% 16V X7RSM/C_0603

C4

0.1uF 10% 16V X7RSM/C_0603

C2

0.1uF 10% 16V X7RSM/C_0603

+

-

U1A

LT1368CS8

SOG.050/8/WG.244/L.225

LINEAR TECH

3

21

84

+

- U1B

LT1368CS8SOG.050/8/WG.244/L.225LINEAR TECH

5

67R5

4.02K 0.1%SM/R_0603

R4

4.02K 0.1%SM/R_0603

R2

10.0K 0.1%SM/R_0603

R610.0K 0.1%SM/R_0603

R3

10.0K 0.1%SM/R_0603

R1

10.0K 0.1%SM/R_0603

C5

0.1uF 10% 16V X7RSM/C_0603

TEST+

TEST-

TST_CLKTST_DINTST_LD-

Page 36: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

1.25V

3.75V

3.8V

3.8V

3.75V

3.75V

1.24V

BO3 BOM ONLY ALL OTHER BOMS

R86

R93

R95

R96

30.1K

137K

432K

93.1K

26.1K

100K

301K

76.8K

RESISTOR VALUE TABLE

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- POWER SUPPLIES

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

14 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

-6.0V

+6.0V

+3VA

+5V

+5.5VA

+3.3V

+5V

-3VA

-5.5VA

-5VB

+3.3V

+5VA

+5VB

-6.0V

+6.0V

R96SEE TABLESM/C_0603

C760.1uF 10% 16V X7RSM/C_0603

+

C74100uF 20% 16VCHIPCAP08

+C65100uF 20% 16VCHIPCAP08

C77

0.1uF 10% 16V X7RSM/C_0603

U38

SWITCHING REGULATORSOG.050/8/WG.244/L.200LINEAR TECHLTC1174HVCS8

1234

8765

VOUTLBOUTLBINGND

SHDWNIPGM

VINSW

C69100pF 5% 50V COG

SM/C_0603

.

.

L7100uH 25%LCTX20/4COILTRONICSCTX100-41 2

34

+ C66100uF 20% 16VCHIPCAP08

GND

VCC

U27

TC7S04FUSSOP5-PATOSHIBA

5

423

+C75

100uF 20% 16VCHIPCAP08

+ C49100uF 20% 16VCHIPCAP08

R93SEE TABLESM/C_0603

R86SEE TABLESM/C_0603

+ C59100uF 20% 16VCHIPCAP08

U33

REG POS ADJSOG.050/8/WG.244/L.200LINEAR TECHLT1129CS8

1

23 4

5

67

8 OUT

ADJGND NC

SHDN

GNDGND

IN

U31

REG NEG ADJSOG.050/8/WG.244/L.200LINEAR TECHLT1175CS8

12345

678 VIN

IL2VOFBGND

SHDNIL4VIN

GND

VCC

U30

TC7S04FUSSOP5-PATOSHIBA

5

423

R8146.4K 1%SM/C_0603

R80100K 1%SM/C_0603

U32

REG NEG ADJSOG.050/8/WG.244/L.200LINEAR TECHLT1175CS8

12345

678 VIN

IL2VOFBGND

SHDNIL4VIN

R73100K 1%SM/C_0603

U28REG POS ADJ

SOG.050/8/WG.244/L.200LINEAR TECHLT1129CS8

1

23 4

5

67

8 OUT

ADJGND NC

SHDN

GNDGND

IN

R7933.2K 1%SM/C_0603

R75100K 1%SM/C_0603

R7746.4K 1%SM/C_0603

U25

REG 3.0 VOLT 100mA

SM/SOT89_123NJRNJU7201U30

1

2 3

GND

IN OUT

U23

REG -3.0 VOLT 100mA

SM/SOT89_123NJRNJU7211U30

1

2

3 OUT

GND

IN

+ C62100uF 20% 16VCHIPCAP08

+ C57100uF 20% 16VCHIPCAP08

+ C50100uF 20% 16VCHIPCAP08

R7833.2K 1%SM/C_0603

R74100K 1%SM/C_0603

+ C63100uF 20% 16VCHIPCAP08

+ C48100uF 20% 16VCHIPCAP08

R72100K 1%SM/C_0603

U29

REG POS ADJSOG.050/8/WG.244/L.200LINEAR TECHLT1129CS8

1

23 4

5

67

8 OUT

ADJGND NC

SHDN

GNDGND

IN

R7633.2K 1%SM/C_0603

D26

MBRA130LT3PWRRECTSMA

U41

LT1303CS8SOG.050/8/WG.244/L.200LINEAR TECH

5

6

7

8 1

3

2

4LBI

VIN

SW

PGND GND

SHDN

LBO

SENSE

.

.

L820uH 25%LCTX20/4COILTRONICSCTX20-4

1

23

4

D27

MBRA130LT3PWRRECTSMA

+C100

68uF 20% 10VSM/CT_7343-C

+C101

68uF 20% 10VSM/CT_7343-C

R95SEE TABLESM/C_0603

AD_PWR_DISABLE

TEST_PWR_DISABLE

Page 37: Rt505 A/D Boardgachon.eri.u-tokyo.ac.jp/~hitosi/NECESSArray/data/Manual/...130 PFC Release Notes 130-RN-001 130_PFCRN.pdf 130 CPU Release Notes 130-RN-002 130_CPURN.pdf 130 Command

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

00-3505 F

SCHEMATIC, RT505, 3 CHANNEL 24 BIT ADC -- D/A

REFRACTION TECHNOLOGY, INCDALLAS, TEXAS U.S.A.

B

15 15Thursday, July 07, 2005

Title

Size Document Number Rev

Date: Sheet of

+3VAB +3VAB -3VAB

+3VAB +3VAB -3VAB

+3VA

-3VA

+3VAB

-3VAB

-3VAB

+3VBZ8 +3VBZ18

+3VAB +3VAB

-3VBZ7

+5VA +5VBX

+5VBY+5VA

+5VBZ+5VA

-3VBX7

-3VBY7

+3VBX18

+3VBY18

+3VBX8

+3VBY8R116

10.0 OHM 1%SM/R_0603-C

R117

10.0 OHM 1%SM/R_0603-C

R118

10.0 OHM 1%SM/R_0603-C

C450.1uF 10% 16V X7RSM/C_0603-C

C460.1uF 10% 16V X7RSM/C_0603-C

C410.1uF 10% 16V X7RSM/C_0603-C

R113

10.0 OHM 1%SM/R_0603-C

R114

10.0 OHM 1%SM/R_0603-C

R115

10.0 OHM 1%SM/R_0603-CC103

0.1uF 10% 16V X7RSM/C_0603-C

C1040.1uF 10% 16V X7RSM/C_0603-C

C1020.1uF 10% 16V X7RSM/C_0603-C

R6810.0 OHM 1%

SM/R_0603-C

+ C47100uF 20% 16VCHIPCAP08

+ C37100uF 20% 16VCHIPCAP08

R70

10.0 OHM 1%SM/R_0603-C

C380.1uF 10% 16V X7RSM/C_0603-C

C420.1uF 10% 16V X7RSM/C_0603-C

C390.1uF 10% 16V X7RSM/C_0603-C

C430.1uF 10% 16V X7RSM/C_0603-C

R120

10.0 OHM 1%SM/R_0603-C

R122

10.0 OHM 1%SM/R_0603-C

R121

10.0 OHM 1%SM/R_0603-CC44

0.1uF 10% 16V X7RSM/C_0603-C

R7110.0 OHM 1%

SM/R_0603-C

R11910.0 OHM 1%

SM/R_0603-C

R12310.0 OHM 1%

SM/R_0603-C C940.1uF 10% 16V X7RSM/C_0603-C

C960.1uF 10% 16V X7RSM/C_0603-C

C980.1uF 10% 16V X7RSM/C_0603-C

C970.1uF 10% 16V X7RSM/C_0603-C

C990.1uF 10% 16V X7RSM/C_0603-C

C950.1uF 10% 16V X7RSM/C_0603-C

+ C10968uF 20% 10VSM/CT_7343-C

+ C11068uF 20% 10VSM/CT_7343-C

+ C11168uF 20% 10VSM/CT_7343-C