sdh principles project

Upload: fred-okoh

Post on 18-Jul-2015

56 views

Category:

Documents


2 download

TRANSCRIPT

SDH PRINCIPLES PROJECTOSN 3500 (GXCS) HO x-connect capacity OSN 3500 (EXCS) OSN 3500 (UXCS-A) OSN 3500 (UXCS-B) DXX 6340 (SIMX1/4) DXX 6340 (SIMX16) DXX 6345 DXX 6350

40Gbps

80Gbps

80Gbps

80Gbps

100 port 4/4

100 port 4/4

256 port 4/4

640 port 4/4/ 128 4/3/1 N/A 160 160 40 10

LO x-connect capacity

5Gbps 504 69 148 46 8 4

695Gbps 504 69 148 46 8 4

20Gbps 504 69 148 46 8 4

20Gbps 504 69 148 46 8 4

32 port 4/3/1 252 12 58 18 N/A N/A

32 port 4/3/1 252 12 58 16 2 N/A

128 port 4/3/1 N/A N/A 72 64 16 4

# of E1s ports # of E3/DS3 ports # of STM1 ports # of STM4 ports # of STM16 ports # of STM64 ports

SDH PRINCIPLES PROJECTSDH Functional OSN 3500 Bl ock SPI RST MST MSA MSP HPC N1SLQ1 N1SLQ1 GXCSA GXCSA GXCSA GXCSA DXX 6325 DXX 6340 FP3.X RIL RIL CXC CXC CXC CXC RIL TEX1P TEX1P CXC CMCC DXX 6340 FP4.X SIM1/4 SIM1/4 SIMX16 SIMX16 SIMX16 SIMX16 SIM1/4 TEX1P TEX1P SIMX16 CMCC DXX 6345 DXX 6350 DXX 8160 (A111) GMX GMX GMX GMX GMX GMX GMX QMH QMH QMH SCU-H

SIMX4 SIMX4 SIMX4 SIMX4 SIMX4 SIMX4 SPIMX4 PIM1

SIM1o SIM1o M3 M3 M3 M3 SIM4o N/A N/A M3 CMCC

SIM16o SIM16o M6 M6 M6 M6 SIM64o N/A N/A M6 CMCC

HOA (HPA+HPT) SL64 PPI LOI (PPI+LPA+LPT) LPC SEMF N1PQ1 N1PQ1 SCC

PIM1 SIMX4 CMCC

SDH PRINCIPLES PROJECT

D1-D3

SDH PRINCIPLES PROJECT

J1 Byte

SDH PRINCIPLES PROJECT

S1

SDH PRINCIPLES PROJECT

K1,K2 (b1-b5)

SDH PRINCIPLES PROJECT

K2

SDH PRINCIPLES PROJECT

B3

SDH PRINCIPLES PROJECT

B1

SDH PRINCIPLES PROJECT

B2

SDH PRINCIPLES PROJECT

C2

SDH PRINCIPLES PROJECT

V5 (b1-b2)

SDH PRINCIPLES PROJECT

V5 (b5-b7)

SDH PRINCIPLES PROJECT

J0 ByteJ0 Byte

SDH PRINCIPLES PROJECTSDH FUNCTIONAL BLOCK Overhead byte SPI ( Synchronous Physical Interface) B3 Al arms R-LOS Probable cause This could be a number of reasons, input power too low, input power too high, no signal at all or BER more than 10-3 The receiver does not detect a1 and a2 frames within 5 or more successive frames (625s), if it continues for 3ms then a LOF alarm will be generated. K2 byte detection exceeds more than 3 frames for MS-AIS, the system will send back the MS-AIS, MS EXC in the host node to the remote node for MS-RDI which corresponds the K2 byte. For the MS-REI the system will send back the number of block errors from the Host node to the remote node. Cause could be as a result of the receiver the AU-PTR byte.

RST( Regenerator Section Termination)

A1 and A2, B1

OOF (Out Of Frame) R-LOF, ROOF, and RS-BBE

MST (Multiplex Section Termination) K2(b6-b8), M1, B2.

MS-AIS, MS-RDI, MS-REI, MS-BBE, MS-EXC

MSA (Multiplex Section Adaptation) MSP (Mulitplex Section Protection)

H1,H2,H3 K1 and K2

AU-AIS, AU-LOP

HOA (HPA+HPT) High order B3, G1(b1-b4), G1(b5), J1, C2,H4 Assembly (High Order Path Assembly and High Order Path Termination).

HP-BBE, HP-REI, HP-RDI,HP-LOS

HOA multiplexes low order VC12 and VC3 signals into C4 signals by mapping(aligning) signals. For BBE it would be as a result of receiving too many block errors, HP-SLM would be attributed to a mismatch from the transmitter and receiver signal labels. When PPI detects it will generate Tributary LOS alarm.

PPI (PDH Physical Interface) LOI (PPI+LPA+LPT) Low Order Interface (PDH Physical Interface and Low Order Path Adaptation + Low Oder Path Termination) LPC V5, J2, N2 and K4 L-BBE, LP-REI, LP-TIM and L-SLM

If the receiver detects a block of errors also when monitoring b5-b7 of V5 and a mismatch occurs that would trigger LP_TIM,