spec for as3693b1

7F, No. 435 Ruei-Guang Road, Neihu Taipei, 11492, Taiwan R.O.C 11492 4357 TEL : (02) 8797-1158 FAX : (02) 8797-1679

SPECIFICATION COMPANY MODEL NO. PART NO. DESCRIPTION BRAND SENDING DATE YOUR APPROVAL REMARK

AS3693B AMS 2010/8/3

AS3693B1

austriamicrosystems

Product Specification, Confidential

AS3693B16 Channel high precision LED driver for LCD Backlight1 General DescriptionThe AS3693B1 is a 16 channels high precision LED controller with build in PWM generators for driving external FETs in LCD-backlight panels. External clock and synchronizing inputs allow the synchronization of the LCD backlight with the TV picture. Local dimming and scan dimming is supported by 16 independent PWM generators with programmable delay, period and duty cycle. Three free configurable dynamic power feedback circuits make the device usable for white LED as well as RGB backlights. Build in safety features include thermal shutdown as well as open and short LED detection. All circuit parameters are programmable via I2C or SPI interface.

2 Key Features16 Channel LED driver Output current only limited by external transistor Output voltage 0.4V to 50V Absolute current accuracy +/- 0.5% Output slew rate programmable Current programmable with external resistor Linear current control with 8 - bit DAC Linear current control with external analog voltage Digital current control with 16 independent PWM generators

Free programmable 12 bit resolution ( period, high time and delay ) Overvoltage detection ( short LED ) Undervoltage detection ( open LED ) Temperature shutdown Fault interrupt output H-Sync, V-Sync inputs to synchronize with TVset Internal or external PWM clock I2C interface SPI interface 5 bit device - address (sets device address and interface mode) Automatic supply regulation feedback Each output can be assigned to red, green or blue feedback. Package MLF64

3 Applications LED backlighting for LCD TV sets and monitors

www.austriamicrosystems.com

Revision 1.21 / 2010-01-31

1 - 32

AS3693B1

austriamicrosystems

4 Block DiagramVsupply V2_5

Vreg

PWM

FBB FBG FBR

Reference, DAC

REF

PWM

PWM

Fault detectors

PWM

PWM

SMPS feedback

PWM

PWM

PWM

AS3693BPWM PWM

PWM86 byte registers

PWM

PWM

PWM

PWM

SPI / I2C Interface

PWM

Vsync Hsync

Addr2 Addr1

SDA SCL CS SDO

Fault

V2_5


Revision 1.21 / 2010-01-31

2 - 32

AS3693B1

austriamicrosystems

Table of Contents1 2 3 4 General Description ....................................................................................................................................... 1 Key Features.................................................................................................................................................. 1 Applications.................................................................................................................................................... 1 Block Diagram................................................................................................................................................ 2 4.1 Absolute Maximum Ratings .................................................................................................................... 4 4.2 Operating Conditions .............................................................................................................................. 5 4.3 Electrical Characteristics......................................................................................................................... 5 5 Typical Operation Characteristics .................................................................................................................. 7 5.1 Output current vs Output Voltage ........................................................................................................... 7 5.2 Vsupply vs VREG and V2.5 at startup .................................................................................................... 7 5.3 9us Slew Rate ......................................................................................................................................... 8 5.4 Supply Regulation ................................................................................................................................... 8 6 Block Description ........................................................................................................................................... 9 6.1 Feedback Circuit ..................................................................................................................................... 9 6.1.1 Feedback Selection ....................................................................................................................... 10 6.1.2 Voltage fault registers .................................................................................................................... 11 6.2 Curreg 1-16........................................................................................................................................... 11 6.3 PWM modes ...................................................................................................................................... 13 6.3.1 SYNC mode (PWM_MODE = 00) .................................................................................................. 13 6.3.2 ASYNC mode (PWM_MODE = 01) ............................................................................................ 15 6.4 PWM high time, period and delay registers ....................................................................................... 16 6.5 Shunt Regulator .................................................................................................................................... 17 6.5.1 Undervoltage lockout ..................................................................................................................... 17 6.6 Over temperature control ...................................................................................................................... 17 6.7 Device address setup ........................................................................................................................... 18 6.7.1 I2C Device Address setup ............................................................................................................. 18 6.7.2 SPI Device Address setup ............................................................................................................. 18 6.8 Digital interface ..................................................................................................................................... 19 6.8.1 I2C interface .................................................................................................................................. 19 6.8.2 SPI interface .................................................................................................................................. 21 7 Register map................................................................................................................................................ 23 8 Pinout and Packaging .................................................................................................................................. 26 8.1 Pinout.................................................................................................................................................... 26 8.2 Package drawing MLF64 ..................................................................................................................... 28 9 Ordering Information .................................................................................................................................... 31 Copyright............................................................................................................................................................. 32 Disclaimer ........................................................................................................................................................... 32 Contact Information ............................................................................................................................................. 32


Revision 1.21 / 2010-01-31

3 - 32

AS3693B1

austriamicrosystems

Characteristics

4.1 Absolute Maximum RatingsStresses beyond those listed in Table 1 may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in Section 5 Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.Table 1 Absolute Maximum Ratings

Symbol VDDMAX VINVREG IINVREG VIN2.5V VIN5V VIN50V IIN TSTRG

Parameter Supply for LEDs VREG supply voltage Maximum Vreg current 2.5 V Pins 5V Pins 50V Pins Input Pin Current Storage Temperature Range Humidity

Min -0.3 -0.3

Max >50 7.0 100

Unit V V mA V V V See notes1

Note

Applicable for pin VREG Maximum Current flowing into Vreg Applicable for 2.5V pins Applicable for 5V pins2 4

-0.3 -0.3 -0.3 -25 -55 5 -4000 -2000

V2_5+0.3V VREG+ 0.3V 55 +25 150 85 4000 2000 3.8W 40 260

Applicable for CURR1, CURR2, CURR3 up to CURR16

mA At 25C, Norm: Jedec 17 C % V V W Non condensing Norm: MIL 883 E Method 3015 Norm: MIL 883 E Method 3015 At Ta = 25C, no airflow for ePTQFP64 on two layer FR4-Cu 3 PCB

VESD VESD PT PDERATE TBODY Notes:

Electrostatic Discharge on Pins Curr1 Curr16 Electrostatic Discharge on all Pins Total Power Dissipation PT Derating Factor Body Temperature during Soldering

mW/ 3 See notes C C according to IPC/JEDEC J-STD020C

1, As the AS3693B1 is not directly connected to this supply. Only the parameters VINVREG, VIN5V and VIN50V have to be guaranteed by the application 2, All pins except CURR1 to CURR16 and 2.5V 3, Copper area > 9 cm, thermal vias 4, 2.5V Pins are Fault, SDO, ADDR1 and ADDR2


Revision 1.21 / 2010-01-31

4 - 32

AS3693B1

austriamicrosystems

4.2 Operating ConditionsTable 2 Operating Conditions

Symbol VDD

Parameter Main Supply

Min

Typ

Max Not Limited

Unit V % V V V

Note Supply is not directly connected to the AS3693B1 see section Shunt Regulator Applies only for supply VREG is connected via Rvdd If internally (shunt-)regulated by ZD1 If externally supplied If Vreg < UVUL current sources are turned off ( Addr 0x01,Addr 0x02 = 0x00 )

VDDTOL Main Supply Voltage Tolerance VREGINTVREGEXT VUVL

-20 5.0 4.0 5.2 4.5 2.7

+20 5.4 4.9 3

Supply (shunt regulated by AS3693B1)

Untervoltage lockout voltage

2.4

IVREG

Supply Current (Chip current consumption)

20

Excluding current through shunt regulator (ZD1) see section mA Shunt Regulator. Note: Take care of the Power dissipation of the external Resistor. Maximum Current Into VREG mA PIN (Supply current + shunt regulator current). Condition: externally supplied uA Curr_reg1-16 off (register 01h = 00h, register 02h = 00h)

IVREG_MAX

Maximum Supply current

30

IVREGEXT_OFF

350 Gate driving capability 0.5 1 2

Igate

mA Gate1 Gate16 output current

4.3 Electrical CharacteristicsTable 3 Analog Electrical Characteristics

Symbol VCURR

Parameter Voltage at CURR1 to CURR16

Min

Typ

Max 50.0

Unit V

Note Using 250mV reference

-0.5

+0.5

%

@25C TJUNCTION, excluding variation of external resistors Using 250mV reference -20 to +100 C C TJUNCTION, -20 to +85 TAMB, excluding C C variation of external resistors; V(CURRx) t reset with Vsynch c syn vs c yn

P WM P WM s ignal: High time = M * t P WM P eriode = t vsyunch c syn

P*t < t Repetitive PWM reset with P * th c syn v c syn h c syn

P WM P WM s ignal: High time = M * t P WM P eriode = P * t hsynch c syn

Restart

Example: Two PWM output channels with fixed delays and variable high times (HT) PWMINVERT = 0

PWMINVERT = 1

6.3.1.1 SYNC mode PWM generator update cycle.


Revision 1.21 / 2010-01-31

14 - 32

AS3693B1

austriamicrosystems

-Store new values from serial interface -Update delay immediately

-no new data

-new data

VSYNC Delayed VSYNC (internal) PWM

Update HighTime, Period

Shift new data in PWM State maschine VSYNC HSYNC

Restart PWM

6.3.2 ASYNC mode (PWM_MODE = 01)This PWM is synchronized with Hsync or internal 500KHz clock. The registers are updated with each serial data.Reset Vsync R Hsync

Reg: PCompare

Counter

Compare

PWM

Reg: M

PWMINVERT( Register 0x0F )

High time (M) = registers 0h12 to 0h 31 PWM period (P) = register 0h10

Hs ync

AsyncModeRepetitive PWM no Reset Syncronized on Hsync or internal ClockP WM P WM s ignal: High time = M * t P WM P eriode = P * t hsynch sync


Revision 1.21 / 2010-01-31

15 - 32

AS3693B1

austriamicrosystems

6.4 PWM high time, period and delay registersTable 15 Curreg1-16_DELAY_LSB

Addr: 32h 50h

CURREGX_DELAY_LSBDefines delay of the different PWMs Default Access Description

Bit

Bit Name

7:0

00000000

CurregX_DELAY_LSB

R/W

Defines the delay time of the PWM

Table 16 Curreg1-16_DELAY_MSB

Addr: 32h-51h

CURREGX_DELAY_LSBDefines delay of the different PWMs Bit Name Default Access R/W Description Defines the delay time of the PWM

Bit

3:0

CurregX_DELAY_MSB

0000

Table 17 PWM_PERIOD_LSB

Addr: 10h

PWM Period LSBDefines PWM Periode Bit Name Default Access Description

Bit

7:0

11111111

PWM_PERIOD_LSB

R/W

Defines the period of the PWM

Table 18 PWM_PERIOD_MSB

Addr: 11h

PWM Period MSBDefines PWM Periode Bit Name Default Access R/W Description Defines the period of the PWM

Bit

3:0

PWM_PERIOD_MSB

0000

Table 19 Curreg1-16_HT_LSB

Addr: 12h-30h

CURREGX_HT_LSBDefines High Time of PWM Bit Name Default Access R/W Description Defines PWM high time

Bit

7:0

Curreg1_HT_LSB

0


Revision 1.21 / 2010-01-31

16 - 32

AS3693B1

austriamicrosystems

Table 20 Curreg1-16_HT_MSB

Addr: 13h-31h

CURREGX_HT_MSBDefines High Time of PWM Bit Name Default Access R/W Description Defines PWM high time

Bit

3:0

Curreg1_HT_MSB

0000

6.5 Shunt RegulatorThe supply of the AS3693B1 is generated from the high voltage supply. To obtain a 5V regulated supply, a series resistor Rvdd is used together with an internal zener diode (ZD1). An external capacitor Cvdd is used to filter the supply on the pin VREG. The external resistor Rvdd has to be choosen according to the following formula:

Rvdd =

VDDMIN 5,4V 20mA

VDDMIN is the minimum voltage of the supply, where Rvdd is connected

This ensures enough supply current (IVREGMAX) for the AS3693B1 under minimum supply voltage VDDMIN. If a stable 5V supply within the operating conditions limits of VREGEXT is already existing in the system it is possible to supply the AS3693B1 directly. In this case remove the resistor Rvdd and connected this supply directly to VREG.

6.5.1 Undervoltage lockoutThe undervoltage lockout is an additional safety feature to prevent LED-current under abnormal Vreg conditions. If the supply voltage Vreg is below 3V (e.g. device is supplied only by the voltage of the serial interface ) the registers Reg.Control1 and RegControl2 (0x01 and 0x02) are reset. This turns off all current sinks.Vreg 3V to 5.4V

Reset 2.7V Reset

Register 0x01 Register 0x02

6.6 Over temperature controlTable 14 Overtemp ControlAddr:55h Over temperature Control Controls the temperature functions Bit Bit Name overtemp_on Default Access R/W Description Enables the over temperature protection 0 = Protection off 1 = Protection on Displays temperature status 0 = Normal operation 1 = Over temperature shutdown

0 1

1 0

ov_temp

R/W


Revision 1.21 / 2010-01-31

17 - 32

AS3693B1

austriamicrosystems

6.7 Device address setupThe I2C and SPI Device address can be set via PIN ADDR1 and ADDR2. The AS3693B1 offers 31 I2C or 32 SPI addresses, which can be set via external resistor. ADDR2 bit 2 decides if I2C or SPI interface is used.

AS3693 Flexible 6- Bit Address Programming with 2 external resistors. Digital Digital Registers PWM - Generator 6 Bit I2C ADDRESS

ADC

ADDR1

ADDR2

R1

R2

Table 13 Device Address

Device Adress Setup:

I2C ADDRESS I2C ADDRESS Options

Bit

Bit Name

Default

Access

Description

2:0

Device ADDR1

000

R

5:3

Device ADDR2

000

R

Lower 3 bits of device address 000 open Note: dont use address 00h 001 320k 010 160k 011 80k 100 40k 101 20k 110 10k 111 0 Upper 3 bits of device address 000 open Note: activates I2C - mode 001 320k Note: activates I2C - mode 010 160k Note: activates I2C - mode 011 80k Note: activates I2C - mode 100 40k Note: activates SPI - mode 101 20k Note: activates SPI - mode 110 10k Note: activates SPI - mode 111 0 Note: activates SPI mode

6.7.1 I2C Device Address setupBIT 7 0 BIT 6 0 (ADDR2) BIT 5 ADDR2 BIT 4 ADDR2 BIT 3 ADDR1 BIT 2 ADDR1 BIT 1 ADDR1 BIT 0 R/W

6.7.2 SPI Device Address setupBIT 7 0 BIT 6 0 BIT 5 1 (ADDR2) BIT 4 ADDR2 BIT 3 ADDR2 BIT 2 ADDR1 BIT 1 ADDR1 BIT 0 ADDR1


Revision 1.21 / 2010-01-31

18 - 32

AS3693B1

austriamicrosystems

6.8

Digital interface

The AS3693B1 can be controlled with two types of interfaces.

6.8.1 I2C interface 6.8.1.1 Feature List Fast-mode capability (max. SCL-frequency is 400 kHz) Write formats: Single-Byte-Write, Page-Write Read formats: Current-Address-Read, Random-Read, Sequential-Read SDA input delay and SCL spike filtering by integrated RC-components

6.8.1.2 Transfer FormatsFigure 1 I C Byte-Write:2

S

DW

A

WA

A

reg_data

A Pwrite register, WA++

S Sr DW DR WA A N P white field grey field WA++

START condition after STOP repeated START device address for write device address for read word address acknowledge no acknowledge stop condition slave as receiver slave as transmitter increment word address internally

Figure 2 I C Page-Write:

2

S

DW

A

WA

A

reg_data 1

A

reg_data 2

Awrite register WA++

reg_data n

A Pwrite register WA++

write register WA++

Byte-Write and Page-Write are used to write data to the slave. The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be send to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations. For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed st by the 1 register byte transmitted from the slave. In Read-Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally. The diagrams below show various read formats available: Figure 3 I C Random-Read:2

S

DW

A

WA

A Sr

DR

A

data

N PWA++

read register WA++

Random-Read and Sequential-Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master. The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.


Revision 1.21 / 2010-01-31

19 - 32

AS3693B1

austriamicrosystems

In order to change the data direction a repeated START condition is issued on the 1 SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus. Figure 4 I C Sequential-Read:2

st

S

DW

A

WA

A Sr

DR

A

data 1

A

data 2

A

data n

N PWA++

read register WA++

Sequential-Read is the extended form of Random-Read, as more than one register-data bytes are transferred subsequently. In difference to the Random-Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently. Figure 5 I C Current-Address-Read:2

S

DR

A

data 1

A

data 2

A

data n

N PWA++

read register WA++

read register WA++

read register WA++

To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the DeviceRead address. Analogous to Random-Read, a single byte transfer is terminated with a not-acknowledge after the st 1 register byte. Analogous to Sequential-Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.


Revision 1.21 / 2010-01-31

20 - 32

AS3693B1

austriamicrosystems

6.8.2

SPI interfaceSPI Interface Pins

OUTPUT SDI SCL CS VSYNC HSYNC Digital Control -Registers PWM - Generator FAULT SDO

ADDR1 ADDR2

SPI Mode Digital Interface Pins: CS(N) Chip Select input SDO Serial Data output SDI Serial Data input SCL Serial Clock input VSYNC Video Sync signal input HSYNC Video Sync signal input ADDR1 Device Address pins (can be ADDR2 set via resistor).

6.8.2.1 Read SequenceCS1 0 SCK8 Bit Device Address 7 Bit Register Address R/W

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

SDI (SDA)

7

6

5

4

3

2

1

0

6

5

4

3

2

1

0

1Data Out

SDO

High Impedance

7

6

5

4

3

2

1

0

6.8.2.2 Page Read Sequence


Revision 1.21 / 2010-01-31

21 - 32

AS3693B1

austriamicrosystems

6.8.2.3 Write SequenceCS1 0 SCL8 Bit Device Address TWC

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

7 Bit Address

R/W

Data Byte

SDI (SDA)

7

6

5

4

3

2

1

0

6

5

4

3

2

1

0

0

7

6

5

4

3

2

1

0

SDO

High Impedance

6.8.2.4 Page Write SequenceCS1 0 SCK8 Bit Device Address 7 Bit Register Address R/W Data Byte 1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

SDI (SDA)

7

6

5

4

3

2

1

0

6

5

4

3

2

1

0

0

7

6

5

4

3

2

1

0

CS1 24 SCKData Byte 2 Data Byte 3 Data Byte n (32 max)

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

SD (SDA)

7

6

5

4

3

2

1

0

7

6

5

4

3

2

1

0

7

6

5

4

3

2

1

0


Revision 1.21 / 2010-01-31

22 - 32

AS3693B1

austriamicrosystems

7 Register mapName Reg. Control1 Reg Control 2 Def ault 00h 00h

Addr 01h 02h

B7 Curreg 8_ON Curreg 16_ON

b6 Curreg7 _ON Curreg1 5_ON

b5 Curreg6 _ON Curreg1 4_ON

B4 Curreg5 _ON Curreg1 3_ON

b3 Curreg4 _ON Curreg1 2_ON SHORT _DET_ ON

b2 Curreg 3_ON Curreg 11_ON OPEN_ LED _DET _ON

b1 Curreg 2_ON Curreg 10_ON Feedba ck_on_ PWM

b0 Curreg1 _ON Curreg9 _ON FEEDB ACK_O N

Feedback Control Fedback Select 1 Fedback Select 2 Fedback Select 3 Fedback Select 4 Voltage_Fault 1 Voltage_Fault 2 Voltage_Fault 3 Voltage_Fault 4 CURREG_CONTR OL Ref_DAC_Voltage PWM CONTROL PWMPERIOD_LSB PWM-PERIODMSB Curreg1_HT_LSB Curreg1_HT_MSB Curreg2_HT_LSB Curreg2_HT_MSB Curreg3_HT_LSB Curreg3_HT_MSB Curreg4_HT_LSB Curreg4_HT_MSB Curreg5_HT_LSB Curreg5_HT_MSB Curreg6_HT_LSB Curreg6_HT_MSB Curreg7_HT_LSB Curreg7_HT_MSB

04h 05h 06h 07h 08h 09h 0Ah 0Bh 0Ch 0Dh 0Eh 0Fh

01h 94h 94h 94h 94h 00h 00h 00h 00h 00h 00h 04h

DCDC_REGULATI ON_TRIP_POINT FB4_ Select FB8_ Select FB12_ Select FB16_ Select Fault_Reg4 Fault_Reg8 Fault_Reg12 Fault_Reg16 boost mode switch_ output_ driver

Short_Led Detect Voltage_low bits FB3_ Select FB7_ Select FB11_ Select FB15_ Select Fault_Reg3 Fault_Reg7 Fault_Reg11 Fault_Reg15 OLED Sense OLED volt

FB2_ Select FB6_ Select FB10_ Select FB14_ Select Fault_Reg2 Fault_Reg6 Fault_Reg10 Fault_Reg14 RC_SEL

FB1_Select FB5_ Select FB9_ Select FB13_ Select Fault_Reg1 Fault_Reg5 Fault_Reg9 Fault_Reg13 Select Ref

Vref_DAC PWM INVER T VSYNC _INVER T PWMINT/EX T PWM - MODE

10h 11h 12h 13h 14h 15h 16h 17h 18h 19h 1Ah 1Bh 1Ch 1Dh 1Eh 1Fh

FFh 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h

PWM PERIOD - LSB PWM period - MSB Curreg1_HT_LSB Curreg1_HT_MSB Curreg2_HT_LSB Curreg2_HT_MSB Curreg3_HT_LSB Curreg3_HT_ MSB Curreg4_HT_LSB Curreg4_HT_ MSB Curreg5_HT_LSB Curreg5_HT_ MSB Curreg6_HT_LSB Curreg6_HT_ MSB Curreg7_HT_LSB Curreg7_HT_ MSB


Revision 1.21 / 2010-01-31

23 - 32

AS3693B1

austriamicrosystems

Name Curreg8_HT_LSB Curreg8_HT_MSB Curreg9_HT_LSB Curreg9_HT_MSB Curreg10_HT_LSB Curreg10_HT_MSB Curreg11_HT_LSB Curreg11_HT_MSB Curreg12_HT_LSB Curreg12_HT_MSB Curreg13_HT_LSB Curreg13_HT_MSB Curreg14_HT_LSB Curreg14_HT_MSB Curreg15_HT_LSB Curreg15_HT_MSB Curreg16_HT_LSB Curreg16_HT_MSB Curreg1_DELAY_L SB Curreg1_ DELAY _MSB Curreg2_ DELAY _LSB Curreg2_ DELAY _MSB Curreg3_ DELAY _LSB Curreg3_ DELAY _MSB Curreg4_ DELAY _LSB Curreg4_ DELAY _MSB Curreg5_DELAY_L SB Curreg5_DELAY_M SB Curreg6_DELAY_L SB Curreg6_DELAY_M SB Curreg7_DELAY_L SB Curreg7_DELAY_M SB Curreg8_DELAY_L SB

Addr 20h 21h 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh 2Ch 2Dh 2Eh 2Fh 30h 31h 32h 33h 34h 35h 36h 37h 38h 39h 3Ah 3Bh 3Ch 3Dh 3Eh 3Fh 40h

Def ault 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h

B7

b6

b5

B4

b3

b2

b1

b0

Curreg8_HT_LSB Curreg8_HT_ MSB Curreg9_HT_LSB Curreg9_HT_ MSB Curreg10_HT_LSB Curreg10_HT_ MSB Curreg11_HT_LSB Curreg11_HT_ MSB Curreg12_HT_LSB Curreg12_HT_MSB Curreg13_HT_LSB Curreg13_HT_MSB Curreg14_HT_LSB Curreg14_HT_MSB Curreg15_HT_LSB Curreg15_HT_MSB Curreg16_HT_LSB Curreg16_HT_MSB Curreg1_DELAY_LSB Curreg1_DELAY_MSB Curreg2_DELAY_LSB Curreg2_DELAY_MSB Curreg3_DELAY_LSB Curreg3_DELAY_ MSB Curreg4_DELAY_LSB Curreg4_DELAY_ MSB Curreg5_DELAY_LSB Curreg5_DELAY_ MSB Curreg6_DELAY_LSB Curreg6_DELAY_ MSB Curreg7_DELAY_LSB Curreg7_DELAY_ MSB Curreg8_DELAY_LSB


Revision 1.21 / 2010-01-31

24 - 32

AS3693B1

austriamicrosystems

Name Curreg8_DELAY_M SB Curreg9_DELAY_L SB Curreg9_DELAY_M SB Curreg10_DELAY_ LSB Curreg10_DELAY_ MSB Curreg11_DELAY_ LSB Curreg11_DELAY_ MSB Curreg12_DELAY_ LSB Curreg12_DELAY_ MSB Curreg13_DELAY_ LSB Curreg13_DELAY_ MSB Curreg14_DELAY_ LSB Curreg14_DELAY_ MSB Curreg15_DELAY_ LSB Curreg15_DELAY_ MSB Curreg16_DELAY_ LSB Curreg16_DELAY_ MSB Overtemp control Short LED high ASIC ID1 ASIC ID2

Addr 41h 42h 43h 44h 45h 46h 47h 48h 49h 4Ah 4Bh 4Ch 4Dh 4Eh 4Fh 50h 51h 55h 58h 5Ch 5Dh

Def ault 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 01h 00h CAh 5Xh

B7

b6

b5

B4

b3

b2

b1

b0

Curreg8_DELAY_ MSB Curreg9_DELAY_LSB Curreg9_DELAY_ MSB Curreg10_DELAY_LSB Curreg10_DELAY_ MSB Curreg11_DELAY_LSB Curreg11_DELAY_ MSB Curreg12_DELAY_LSB Curreg12_DELAY_MSB Curreg13_DELAY_LSB Curreg13_DELAY_MSB Curreg14_DELAY_LSB Curreg14_DELAY_MSB Curreg15_DELAY_LSB Curreg15_DELAY_MSB Curreg16_DELAY_LSB Curreg16_DELAY_LSBov_temp ov_temp _on

Short_Led Detect Voltage_low bits 1 0 1 1 0 0 0 1 1 0 1 0 REVISION

Revision code: 0x0 initial version January 2010


Revision 1.21 / 2010-01-31

25 - 32

AS3693B1

austriamicrosystems

8 Pinout and Packaging 8.1 PinoutTable 5 Pinlist

Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Name GATE16 RFB1 GATE1 CURR_sense1 FBG FBB REF(EXT) GND(SENSE) VREG V2_5 ADDR2 ADDR1 CURR_sense2 GATE2 RFB2 GATE3 RFB3 CURR_sense3 GATE4 RFB4 CURR_sense4 GATE5 RFB5 CURR_sense5 CURR_sense6 RFB6 GATE6 CURR_sense7 RFB7 GATE7 CURR_sense8 RFB8 GATE8 RFB9 GATE9

Type AIO AIO AIO AIO AIO AIO AI AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO

Description Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Drain of external Transistor (input for Open and Short led detection) Automatic supply regulation for GREEN led strings; if not used, leave open Automatic supply regulation for BLUE led strings; if not used, leave open Reference pin for PWM = 1 voltage, if not used leave open GND supply connection (sense) Shunt regulator supply; connect to Rvdd and Cvdd Digital supply, connect 1uF blocking capacitor Connect to external resistor for serial interface address selection, Connect to external resistor for serial interface address selection. Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor


Revision 1.21 / 2010-01-31

26 - 32

AS3693B1

austriamicrosystems

Table 5 Pinlist

Pin 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 (EP)

Name CURR_sense9 FBR VSYNC HSYNC CS SCL SDA SDO FAULT CURR_sense10 GATE10 RFB10 GATE11 RFB11 CURR_sense11 GATE12 RFB12 CURR_sense12 GATE13 RFB13 CURR_sense13 CURR_sense14 RFB14 GATE14 CURR_sense15 RFB15 GATE15 CURR_sense16 RFB16 GND

Type AIO AIO DI DI DI DI DI DO DO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO AIO S

Description Connect to Drain of external Transistor (input for Open and Short led detection) Automatic supply regulation for RED led strings; if not used, leave open Video sync signal , NOTE: Connect to GND in ASYNC MODE Video sync signal or external clock input in ASYNC mode SPI : CS function, I2C: connect to GND SPI/ I2C: Serial interface clock input. SPI/ I2C: Serial interface data I/O. SPI: digital data output, I2C: leave open FAULT PIN, open drain output. Connect pull up resistor to V2_5 Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Gate of External Transistor Connect to Source of External Transistor and to Resistor RSET Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET Connect to Gate of External Transistor Connect to Drain of external Transistor (input for Open and Short led detection) Connect to Source of External Transistor and to Resistor RSET VSS Supply connection; add as many vias to ground plane as possible.

AIOAnalog pin DIDigital input. Protected with clamp to 2.5V DODigital output. Protected with clamp to 2.5V S VSS supply Note: Connect any unused output channel as follows: - GATEx = open, RFbx = CURR_senseX = GND


Revision 1.21 / 2010-01-31

27 - 32

AS3693B1

austriamicrosystems

8.2 Package drawing MLF64


Revision 1.21 / 2010-01-31

28 - 32

AS3693B1

austriamicrosystems

Package Type: Body size: Lead pitch: E2 : D2 : 6mm 6mm

VMMD-3 9x9mm 0.5mm


Revision 1.21 / 2010-01-31

29 - 32

AS3693B1

austriamicrosystems


Revision 1.21 / 2010-01-31

30 - 32

AS3693B1

austriamicrosystems

9 Ordering InformationTable 6 Ordering Information

Part Number

Marking

Package Type

Delivery Form Tape and Reel in Dry Pack

Description Package size = 9x9mm, Pitch = 0.5mm, Pb-free;

AS3693B1-ZMFT AS3693B1

MLF64


Revision 1.21 / 2010-01-31

31 - 32

AS3693B1

austriamicrosystems

CopyrightCopyright 1997-2006, austriamicrosystems AG, Schloss Premstaetten, 8141 Unterpremstaetten, AustriaEurope. Trademarks Registered . All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. All products and companies mentioned are trademarks of their respective companies.

DisclaimerDevices sold by austriamicrosystems AG are covered by the warranty and patent identification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.

Contact InformationHeadquarters: austriamicrosystems AG Business Unit Communications A 8141 Schloss Premsttten, Austria T. +43 (0) 3136 500 0 F. +43 (0) 3136 5692 [email protected] For Sales Offices, Distributors and Representatives, please visit: www.austriamicrosystems.com

austriamicrosystemswww.austriamicrosystems.com

a leap ahead

Revision 1.21 / 2010-01-31

32 - 32

spec for as3693b1

Documents