study on la - 東京工業大学 · 2005. 8. 1. · i ∝exp −(mφ)1/ 2 ⋅d] ... total gate area...

97
Master Thesis Study on LaB 2 BOB 3 B/YB 2 BOB 3 B Stacked Gate Dielectrics Supervisor Professor Hiroshi Iwai Iwai Laboratory Department of Advanced Applied Electronics Tokyo Institute of Technology 03M 36381 Kunihiro Miyauchi

Upload: others

Post on 08-Mar-2021

1 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

Master Thesis

Study on La B2 BOB3 B/YB2BOB3 B Stacked Gate Dielectrics

Supervisor

Professor Hiroshi Iwai

Iwai Laboratory

Department of Advanced Applied Electronics

Tokyo Institute of Technology

03M 36381

Kunihiro Miyauchi

Page 2: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

i

Chapter 1 TUIntroductionUT ........................................................................1

TU1.1 Background of this Study UT................................................................................... 2 TU1.3 Requirements and Problems for High-k Gate DielectricsUT .............................. 7 TU1.4 Physical Properties of Rare Earth OxideUT ........................................................11 TU1.5 Purpose of This Study UT ...................................................................................... 13T

UChapter 2 UFabrication and CharacterizationU .........................................17

U2.1 Fabrication Methods U ........................................................................................ 18 U2.1.1 Si Substrate Wet Cleaning U ........................................................................... 18 U2.1.2 Si Substrate Wet Cleaning U ........................................................................... 20 U2.1.3 Molecular Beam Deposition (MBE) Process U .............................................. 21 U2.1.4 Rapid Thermal Annealing (RTA) U ................................................................ 23 U2.1.5 Vacuum Evaporation MethodU ..................................................................... 24 U2.1.6 Transistor (n-MISFET) process U .................................................................. 25

U2.2 Measurement EquipmentsU ............................................................................... 27 U2.2.1 C-V Measurement U......................................................................................... 27 U2.2.2 J-V measurementU .......................................................................................... 28 U2.2.3 Atomic Force Microscopy (AFM) U................................................................ 29 U2.2.4 X-ray Photoelectron Spectroscopy (XPS) U................................................... 30 U2.2.5 EllipsometerU .................................................................................................. 33

Page 3: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

ii

Chapter 3 UExperimental ResultsU .....................................................37

U3.1 Fabrication Procedure U...................................................................................... 38 U3.2 Characteristics of LaUBU2 UBUOUBU3 UB .................................................................................. 39

U3.2.1 Physical Properties of La UBU2UBUO UBU3 UB ....................................................................... 39 U3.2.2 Characteristics of La UBU2 UBUO UBU3UB .............................................................................. 41

U3.2.2.1 Electrical CharacteristicsU ...............................................................................41 U3.2.2.2 Surface MorphologyU.......................................................................................48 U3.2.2.3 XPS AnalysisU..................................................................................................50 U3.2.2.3 RBS AnalysisU..................................................................................................52

U3.3.1 Physical Properties of YUBU2 UBUO UBU3UB ......................................................................... 53 U3.3.2 Characteristics of YUBU2 UBUO UBU3UB ................................................................................ 55

U3.3.2.1 Electrical CharacteristicsU ...............................................................................55 U3.3.2.2 Surface MorphologyU.......................................................................................60 U3.3.2.3 XPS AnalysisU..................................................................................................62

U3.4 Comparison between La UBU2 UBUO UBU3 UBU and YUBU2 UBUOUBU3 UBU films U .................................................. 65 U3.5 Characteristics of LaUBU2 UBUOUBU3 UBU/YUBU2 UBUOUBU3 UBU Stack StructureU ............................................. 67

U3.5.1 Electrical CharacteristicsU............................................................................. 67 U3.5.2 Surface roughnessU......................................................................................... 72 U3.5.3 XPS AnalysisU ................................................................................................. 75

U3.6 Effect of Stack Structure U .................................................................................. 81

Page 4: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

iii

Chapter 4

UConfirmation of Stacked Dielectrics Transistor OperationU ......84 U4.1 Characteristics of Stacked Dielectrics TransistorU .......................................... 85

Chapter 5 UConclusionU .....................................................................87

U5.1 Results of This Study U ........................................................................................ 88 U5.2 Future IssuesU ..................................................................................................... 89

UAcknowledgementsU ........................................................90

UReferences U ......................................................................92

Page 5: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

1

Chapter 1

UIntroduction

Page 6: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

2

1.1 Background of this Study

In recent years, electric products such as personal computer and cell phone are

rapidly improved to high speed processing, miniaturization and low power consumption,

and now these are indispensable in our life. These products and improvements are

realized by progresses of silicon LSI technology that are high density, high integration

and so on. The performance of silicon LSI system extremely depends on the

characteristics of the Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET).

The performance of FET has improved by miniaturizing the physical size of the devices

according to scaling law. By the shrinking of devices with the same scaling coefficient S,

it becomes possible to operate at higher speed switching operation, and the lower power

consumption due to the shrinking the channel length as shown in Fig. 1.1 and Table 1.1.

As these results, whole performance of LSI system can be also improved. Therefore, the

research in the devices for downsizing is very important to continue improvement of

products and this research has continued throughout the world universities and company

currently.

Page 7: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

3

Fig. 1.1 Scaling method on MOSFET

Table 1.1 Scaling on MOSFET by a scaling factor S

Quantity Before Scaling After Scaling

Channel Length L L' = L/S

Channel Width W W' = W/S

Device Area A A' = A/SP

2P

Gate Oxide Thickness t BoxB t BoxB' = t Box B'/S

Gate Capacitance

per Unit Area CBox B CBox B' = S*CBox B

Junction Depth XBj B XBj B' = XBj B*S

Power Supply Voltage VBDD B VBDD B' = VBDD B/S

Threshold Voltage VBth B VBth B' = VBth B/S

NBAB NBAB' = NBAB*S Doping Densities

NBDB NBDB' = NBDB*S

Xj

W

tox

L

GateDrainSource

NA

ND NDXj

W

tox

L

GateDrainSource

NA

ND ND Xj/S

W/Stox/S

L/S

GateDrainSource

ND*SNA*S

Xj/S

W/Stox/S

L/S

GateDrainSource

ND*SNA*S

Xj/S

W/Stox/S

L/S

GateDrainSource

Xj/S

W/Stox/S

L/S

GateDrainSource

ND*SNA*S

Page 8: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

4

1.2 Limits of SiO B2B as Gate Insulator

The MOS transistor which constitutes the main building block of LSI systems

must be shrunk in size to improve its performance. For that purpose, the thickness of the

gate insulator has been thinner. Up to the present, SiOB2 B has been used gate insulator.

Because SiOB2 Bhas good property such as very low fixed charge density and high thermal

stability on Si substrate. According to International Technology Roadmap for

Semiconductor (ITRS), In the future, the gate dielectric oxide will become a few atoms

in thickness because of this continuous shrinking[1]. However, if the dielectric oxide is

too thin, then the gate tunneling leakage current exponentially increases and this effect

brings about serious problems to operate the devices. Fig. 1.2 shows the schematic band

diagram explaining direct tunneling mechanism. The direct tunneling equation is as

follows.

( )[ ]DmI ⋅−∝ 2/1exp φ ··················· (1)

m: electron effective mass ɸ: barrier height of Si

D: physical thickness of insulator

In the case of thick insulator, that works as barrier for carriers. However, in the

case of thin insulator less than about 1nm, the carriers directly pass through the insulator

owing to quantum effect. Consequently, the leakage current exponentially increases.

This phenomenon will cause increasing of power consumption and degradation of LSI

reliability. Table 1.2 shows the electrical property of 1nm SiOB2 B gate insulator MOSFET.

This table says gate leakage current density will be 600 [A/cmP

2P] when SiOB2 PB

Pthickness

Page 9: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

5

will be 1nm. And in the case of the thickness of insulator is 0.8nm, the leakage current

density will become 1kA/cmP

2P over by direct tunneling effect. However, in 2006, EOT

(Equivalent Oxide Thickness) in high performance logic technology becomes 1nm, and

in 2008, becomes 0.8nm according to ITRS as shown in Table 1.3. Therefore, the new

scheme for overcoming aforementioned problem is required to realize EOT value

conformed to the ITRS roadmap.

Fig. 1.2 Band diagram for thin SiOB2 B MOS capacitor

Metal SiO2 n-Si

Direct Tunneling

e-

Metal SiO2 n-Si

Direct Tunneling

e-e-

Page 10: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

6

Table 1.2 Electrical property of 1nm SiOB2 B gate insulator MOSFET

EOT [nm] 1.0

Leakage Current Density (at 25P

oPC) [A/cmP

2P] 100

Gate Length [nm] 0.1

Gate Width [nm] 5

Gate Area [cmP

2P] 5 x 10 P

-9P

Functions per Chip (Transistors/Chip) 5 x 10P

-1P

Total Gate Area [cmP

2P] 5 x 10 P

-1P

Total Leakage Current per Chip [A/chip] 50

Table 1.3 ITRS 2004 edition

(High Performance Logic Technology Requirements)

2005 2008 2011 2014 2017

EOT [nm] 1.1 0.8 0.7 0.6 0.5

Leakage Current Density Limit

(at 25P

oPC) [A/cm2]

5.2x10P

2P 1.1x10P

3P 2.08x10P

3P 9.09x10P

3P 2.08x10 P

4P

Physical Gate Length [nm] 32 22 16 11 8

Power Supply Voltage [V] 1.1 1.0 1.0 0.9 0.8

Page 11: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

7

1.3 Requirements and Problems for High-k Gate Dielectrics

As one of the solutions for overcoming the limits of SiOB2 B dielectric as

described in section 1.2, high-k materials have been attracted much attention. High-k

material is a material which has high relative dielectric constant. The capacitance CBi Bof

gate dielectric is expressed as follows.

tkSCi

0ε= •••••••••••• (1)

ε B0 B: vacuum dielectric constant k: relative dielectric constant

S: gate dielectric area t: physical thickness of gate dielectric

Where, the value of vacuum dielectric constant is about 8.855x10P

-14P [F/cm] and SiOB2 B

relative dielectric constant is 3.9. As a method of maintaining enough capacitance value

with shrinking of gate area, the physical thickness of insulator has been thinned

conventionally. However, the phenomenon which is direct tunneling leakage current

effect by the limit of thinning physical thickness will be serious problem. Therefore, any

other new schemes have been required to maintain capacitance value with the shrinking

device. As one of the breakthrough ways, there is the way using high-k material instead

of conventional SiOB2B. This way make possible to increase insulator thickness with

maintaining capacitance. The band diagrams of high-k material case and SiOB2 B case are

shown in Fig. 1.3. The arrows represent flow of carrier. As this figure, direct tunneling

leakage current can be suppressed by increasing insulator thickness owing to using

high-k material.

Page 12: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

8

ITRS requires the replacement of SiO2 gate dielectric films with high-k

materials immediately. The requirements for high-k materials are as follows.

(1) Large dielectric constant (k=10~30)

(2) Small leakage current density

(3) Chemical thermodynamic stability on the Si (1000 K)

(4) Small density of interface state and fixed charge

(5) High mobility and high reliability

In order to overcome the limits of SiOB2 B, several promising materials have been

investigated in recent years by a large number of researchers. The elements which can

be the candidates of the alternative insulator are quite limited because of the

thermodynamic instability on Si or radioactivity as shown in Fig. 1.4. Under these

restricted conditions, metal oxides like Al2O3, ZrO2, HfO2 and rare earth oxides have

been studied eagerly for the next generation gate dielectric materials because they have

high dielectric constants and wide band gap[2-4]. Fig. 1.5 shows the band offsets for

high-k dielectrics on Si[27]. Recently, excellent results of rare earth oxides, such as

La B2 BOB3 B, CeOB2 B, Pr B2BOB3 B, Gd B2 BOB3 B, Dy B2 BOB3 B and their silicate have been reported[5-12].

However, high-k materials including rare earth oxides have unsolved problems such as

formation of interfacial layer and growth micro crystal and moisture absorption. And

the problems of high-k materials AlB2 BOB3 B, ZrOB2 B and HfOB2 B are as follows. Al B2BOB3 B has high

relative dielectric constant about 10, this value is about 2.5 times as large as SiO B2B.

However Al B2 BOB3 B has the biggest problem that is strong dependence of the flat-band shift

on the film thickness due to the fixed charge. The control of this flat-band shift is very

Page 13: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

9

difficult. ZrOB2 B and HfOB2 B are popular materials because of their very high dielectric

constants and thermodynamic stability on the Si. However, their materials have the

problems that are growth of silicate or SiOB2B at interfacial layer and changing into

micro-crystal during the thermal process. Above all problems, most serious problem is

formation of silicide during the thermal process.

(a) SiOB2 B (b) High-k material

Fig. 1.3 The band diagrams of MIS capacitor

Metal SiO2 n-Si

Direct Tunneling

e-

Metal n-Si

e-

High-kMetal SiO2 n-Si

Direct Tunneling

e-e-

Metal n-Si

e-e-

High-k

Page 14: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

10

Mt○

Hs○

Bh○

Sg○

Db○

Rf**

Ra○

Fr

Rn○

At○

Po①

Bi①

Pb●

Tl●

Hg●

Au●

Pt①

Ir①

Os①

Re①

W①

TaHf*⑥

Ba●

Cs

Xe●

I①

Te①

Sb①

Sn①

In①

Cd●

Ag①

Pd①

Rh①

RuTc①

Mo①

NbZrYSr●

Rb

Kr●

Br●

Se●

As①

Ge①

Ga①

Zn①

Cu①

Ni①

Co①

Fe①

Mn①

Cr①

VTiScCaK

Ar●

Cl●

S●

PSiAlMg①

Na

Ne●

F●

O●

N●

C●

BBeLi

He●

H

No○

Md○

Fm○

Es○

Cf○

Bk○Cm

○Am

Pu○

Np○

U○

Pa○

Th○

Ac

YbTmErHoDyTbGdEuSm○

PmNdPrCeLa* Lanthanoids

** Actinoids

● Gas or liquid at 1000 K

○ Radioactive

① Failed reaction 1 : Si + MOx→M + SiO2② Failed reaction 2 : Si + MOx→M + SiO2⑥ Failed reaction 6 : Si + MOx→M + MSixOy

Mt○

Hs○

Bh○

Sg○

Db○

Rf**

Ra○

Fr

Rn○

At○

Po①

Bi①

Pb●

Tl●

Hg●

Au●

Pt①

Ir①

Os①

Re①

W①

TaHf*⑥

Ba●

Cs

Xe●

I①

Te①

Sb①

Sn①

In①

Cd●

Ag①

Pd①

Rh①

RuTc①

Mo①

NbZrYSr●

Rb

Kr●

Br●

Se●

As①

Ge①

Ga①

Zn①

Cu①

Ni①

Co①

Fe①

Mn①

Cr①

VTiScCaK

Ar●

Cl●

S●

PSiAlMg①

Na

Ne●

F●

O●

N●

C●

BBeLi

He●

H

No○

Md○

Fm○

Es○

Cf○

Bk○Cm

○Am

Pu○

Np○

U○

Pa○

Th○

Ac

YbTmErHoDyTbGdEuSm○

PmNdPrCeLa* Lanthanoids

** Actinoids

● Gas or liquid at 1000 K

○ Radioactive

① Failed reaction 1 : Si + MOx→M + SiO2② Failed reaction 2 : Si + MOx→M + SiO2⑥ Failed reaction 6 : Si + MOx→M + MSixOy

Fig. 1.4 Candidates of the elements which have possibility to be utilized as high-k gate insulators

6

4

2

0

2

-4

-6

1.1

3.52.4

0.3 0.1 0.8 1.4 1.52.8 2.3 1.5

4.4

1.83.0 2.3

3.4 3.3 3.44.9

2.6 3.4

3

HfO2

2.6

-

-

3

2.3

Ener

gy (e

V)

La2O3*

ZrSiO4

Y2O3

Al2O3

ZrO2

BaZrO3

BaTiO3

Ta2O5

Si3N4

SiO2

Si

*Estimates

6

4

2

0

2

-4

-6

1.1

3.52.4

0.3 0.1 0.8 1.4 1.52.8 2.3 1.5

4.4

1.83.0 2.3

3.4 3.3 3.44.9

2.6 3.4

3

HfO2

2.6

-

-

3

2.3

Ener

gy (e

V)

La2O3*

ZrSiO4

Y2O3

Al2O3

ZrO2

BaZrO3

BaTiO3

Ta2O5

Si3N4

SiO2

Si

*Estimates

Fig. 1.5 Band offsets for high-k dielectrics on Si

Page 15: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

11

1.4 Physical Properties of Rare Earth Oxide

Fig. 1.6 shows a part of the periodic table, for lanthanide elements. There are

15 elements, but Pm is an unstable radioactive artificial element and should be

removed from the candidates. Lanthanides are called as “rare earth” elements, but it

should be noted that they are actually no rare in the earth-shell and even their contents

are larger than that of Hg, In, Ag, etc.

Although, the outer shell electron configurations are the same for all the

lanthanide elements, it was found that the properties of lanthanide oxides are quite

different. The band gap and lattice energy for the lanthanide oxides are shown in Fig.

1.7 (a) and (b) respectively. The reported dielectric constants of rare earth oxides are

about 10-30, and the energy band gap is about 2.4-5.5eV. The properties of some

major rare earth oxides are shown in Table 1.4 As this table, rare earth oxides which

have good properties are expected as next generation insulator.

Page 16: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

12

Lu71Yb70Tm69Er68Ho67Dy66Tb65Gd64Eu63Sm62Nd60Pr59Ce58La57 Lu71Yb70Tm69Er68Ho67Dy66Tb65Gd64Eu63Sm62Nd60Pr59Ce58La57

Fig. 1.6 Lanthanide elements

-14000

-13800

-13600

-13400

-13200

-13000

-12800

-12600

Lu2O3

Yb2O3

Eu2O3

Pr2O3

La2O3

Gd2O3Dy2O3

Sm2O3La

ttice

Ene

rgy

(kJ/

mol

)

La2O3 Pr2O3 Sm2O3 Gd2O3 Dy2O3 Er2O3 Yb2O3Ce2O3 Nd2O3 Eu2O3 Tb2O3 Ho2O3 Tm2O3 Lu2O3

-14000

-13800

-13600

-13400

-13200

-13000

-12800

-12600

Lu2O3

Yb2O3

Eu2O3

Pr2O3

La2O3

Gd2O3Dy2O3

Sm2O3La

ttice

Ene

rgy

(kJ/

mol

)

La2O3 Pr2O3 Sm2O3 Gd2O3 Dy2O3 Er2O3 Yb2O3Ce2O3 Nd2O3 Eu2O3 Tb2O3 Ho2O3 Tm2O3 Lu2O3

2

3

4

5

6Lu2O3

Yb2O3

La2O3

Pr2O3

Eu2O3

Gd2O3

Dy2O3

Sm2O3

Band

Gap

(eV)

La2O3 Pr2O3 Sm2O3 Gd2O3 Dy2O3 Er2O3 Yb2O3Ce2O3 Nd2O3 Eu2O3 Tb2O3 Ho2O3 Tm2O3 Lu2O3

2

3

4

5

6Lu2O3

Yb2O3

La2O3

Pr2O3

Eu2O3

Gd2O3

Dy2O3

Sm2O3

Band

Gap

(eV)

La2O3 Pr2O3 Sm2O3 Gd2O3 Dy2O3 Er2O3 Yb2O3Ce2O3 Nd2O3 Eu2O3 Tb2O3 Ho2O3 Tm2O3 Lu2O3

(a) Band gap (c) Lattice energy

Fig. 1.7 Band gap and lattice energy for lanthanide elements

Table 1.4 The reported high-k materials for gate insulators

11-18.5241713278.5-103.9k

CrystalT>400-800oC

CrystalT>700oC

CrystalT>400oC

CrystalT>700oC

AmorphousAmorphousAmorphousStructure

5.2-7.85.75.43.95.46-89Bandgap [eV]

11188a b c1333012938126871591613125Lattice energy

[kJ/mol]

+42.3+47.6+101.5+105.8+98.5+63.4StableContact stability with Si [kJ/mol]

Si+MOx->M+SiO2

0.80.81.51.40.481.50.8EOT [nm]

ZrO2HfO2Gd2O3Pr2O3La2O3Al2O3SiO2Materials

11-18.5241713278.5-103.9k

CrystalT>400-800oC

CrystalT>700oC

CrystalT>400oC

CrystalT>700oC

AmorphousAmorphousAmorphousStructure

5.2-7.85.75.43.95.46-89Bandgap [eV]

11188a b c1333012938126871591613125Lattice energy

[kJ/mol]

+42.3+47.6+101.5+105.8+98.5+63.4StableContact stability with Si [kJ/mol]

Si+MOx->M+SiO2

0.80.81.51.40.481.50.8EOT [nm]

ZrO2HfO2Gd2O3Pr2O3La2O3Al2O3SiO2Materials

Page 17: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

13

1.5 Purpose of This Study

One of the serious problems for the high-k gate dielectric is thermal stability on

Si substrate. As shown in Table 1.4, there are several candidates that are thought to be

theoretically stable on Si. However, it cannot be said necessarily that they are stable

because the thermodynamic property of thin film is different from the bulk case by the

influences of the difference from the stoichiometric composition, interfacial stress and

so on. In general, most high-k materials react with Si easily during the annealing

process after deposition, and low dielectric interfacial layer consisting of SiOB2 B or silicate

is formed.

La B2 BOB3 B is one of the promising materials with high dielectric constant (reported

value is 27) in the rare earth oxides. However, LaB2 BOB3 B also has problem that EOT

increases owing to the silication of LaB2 BOB3 B and growth of SiOB2 B layer[14] as shown in Fig.

1.6. Therefore the solution of this problem is indispensable to improve characteristics of

insulator.

YB2 BOB3 B is also one of the rare earth oxides and has the following features[15].

(1) Strong affinity for oxygen (2.4x10P

-22P kcal/O atom)

(2) Strong thermodynamic stability (up to 2300oC)

(3) High dielectric constant (18)

(4) Large band gap (5.5eV)

And, it is reported that YB2 BOB3 B thin film is also very stable on Si substrate[17]. Fig.

1.7 shows Gibbs free energy values of the rare earth materials and the other famous

Page 18: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

14

high-k materials for the following reaction[13].

Si + MOBx B → M + SiOBx B

This value means ease of growth of interfacial layer. Y B2BOB3 B has very large value. In

other words, YB2 BOB3 B is a material which easily suppresses growth of interfacial layer

compared with the other high-k materials.

In order to maintain EOT and suppress a leakage current after annealing, we

used stack gate dielectrics structure. As shown in Fig. 1.8, thermodynamic stable YB2 BO B3 B

is deposited on Si substrate as buffer layer, and high dielectric constant LaB2BOB3 B is

deposited on YB2 BOB3 B. The purpose of this study is suppression of La-silicate layer growth

by La B2 BOB3 B / YB2 BOB3 B structure for improvement performance of the gate insulator.

Fig. 1.6 Problem of LaB2 BOB3 B films

Si

La2O3

Si

La-Silicate

Si

La-Silicate

SiO2

RTASi

La2O3

Si

La2O3

Si

La-Silicate

Si

La-Silicate

Si

La-Silicate

SiO2

RTA

Page 19: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

15

Fig. 1.7 Gibbs free energy per MOBxB for Si + MOBx B → M + SiOB2 B

Si

La2O3

Y2O3RTA Si

La2O3

Y-SilicateSi

La2O3

Y2O3RTA Si

La2O3

Y-Silicate

Fig. 1.8 Schematic of La B2 BOB3 B/YB2BOB3 B structure before and after annealing

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3

La2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/m

ol]

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3

La2O3

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3

La2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/m

ol]

Page 20: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

16

Table 1.4 thermodynamic properties

HfO2·SiO2/Si2.16HfZrO2·SiO2/Si2.06ZrLa2O3·SiO2/Si2.26LaY2O3·SiO2/Si2.40YSiW2/WSi2/Si1.01WSiO2/MoSi2/Si0.88MoSiO2/TaSi2/Si1.52Ta

1.70Si

Expected oxidation product of metal silicide on silicon

-∆Gf(10-22 kcal/O atom of metal oxide)Metal

HfO2·SiO2/Si2.16HfZrO2·SiO2/Si2.06ZrLa2O3·SiO2/Si2.26LaY2O3·SiO2/Si2.40YSiW2/WSi2/Si1.01WSiO2/MoSi2/Si0.88MoSiO2/TaSi2/Si1.52Ta

1.70Si

Expected oxidation product of metal silicide on silicon

-∆Gf(10-22 kcal/O atom of metal oxide)Metal

Page 21: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

17

Chapter 2

UFabrication Uand

Characterization Methods U

Page 22: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

18

2.1 Fabrication Methods

2.1.1 Si Substrate Wet Cleaning

For deposition of high quality thin films, ultra clean Si surface is required,

without particle contamination, metal contamination, organic contamination, ionic

contamination, water absorption, native oxide and atomic scale roughness.

One of the most important chemicals used in substrate cleaning is DI (de-ionized)

water. DI water is highly purified and filtered to remove all traces of ionic, particulate,

and bacterial contamination, The theoretical resistivity of pure water at 25P

oPC is 18.25 M

Ωcm. Ultra-pure water (UPW) systems used in this study provided UPW with more

than 18.2 MΩcm resistivity, fewer than 1 colony of bacteria per milliliter and fewer

than 1 particle (fΦ0.1μm) per milliliter.

In this study, the substrate cleaning process was based on RCA cleaning process, was

proposed by W.kern et al. But some steps were reduced. The steps were shown in

Fig.2.1. First, a cleaning steps in a solution of sulfuric acid (HB2 BSOB4 B) / hydrogen peroxide

(HB2 BOB2 B) (HB2 BSOB4 B:HB2 BOB2 B=4:1) was performed to remove any organic material and metallic

impurities. And then, the native or chemical oxide was removed by diluted

hydrofluoric acid (HF:HB2 BO=1:100). Finally, the cleaned wafer was dipped in DI water

and loaded to chamber immediately.

Page 23: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

19

UPW for 5 min

H2SO4(96%) : H2O2(30%) = 4 : 1for 5min

UPW for 10 min

HF(0.5%) for 5 min

UPW within a few seconds

Remove contaminations

Remove native oxides

Fig 2.1 Cleaning process of Si substrate

Page 24: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

20

2.1.2 Si Substrate Wet Cleaning In order to reduce leakage current and interfacial layer, chemical oxidation on Si

surface is attempted. In this study, Oxidation method is used by dipping 30% H B2BOB2

Bthat seem to make suitable oxide layer and oxidation rate is 0.7nm by 30min at room temperature. After cleaning process, Si substrate was dipped in HB2BOB2 B and then substrate was dipped in DI water and load to chamber immediately. The steps were shown in Fig.2.2.

Cleaning process

H2O2(30%) for 30 min

UPW within a few seconds

N2 blow

Oxides Growth about 0.7 nm

Cleaning process

H2O2(30%) for 30 min

UPW within a few seconds

N2 blow

Oxides Growth about 0.7 nm

Fig 2.2 Cleaning process of Si substrate

Page 25: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

21

2.1.3 Molecular Beam Deposition (MBE) Process

MBD method is one of the PVD (physical vapor Deposition) methods using

molecular beam epitaxy (MBE) system. The material is evaporated by using E-beam

and deposited on Si substrate. Only molecular beam is used for depositing in ultra

high vacuum (~10P

10P Torr). This method prevents contaminants in film that C-VD

method has and provides controllable nanometer order thin films. This method is

suitable for research basic characteristics of high-k thin films.

Figure 2.3 and Fig.2.4 shows MBE system, which was used in this study. There are

two chambers and four pumps to make ultra high vacuum, four E-guns in deposition

chamber and two power supplies that are capable to evaporate two materials in the same

time. (Not use plural E-guns in this study.) And there are crystal meter for

measurements thickness and RHEED for Analysis.

Page 26: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

22

Heater

LoadingChamber

Ion Pump

RP

TMP

Crystal Oscillator

E-Gun (5 keV)

Source

Si substrateE-Beam

rotation

Transfer Rod

Growth Chamber

Heater

LoadingChamber

Ion Pump

RP

TMP

Crystal Oscillator

E-Gun (5 keV)

Source

Si substrateE-Beam

rotation

Transfer Rod

Growth Chamber

Fig. 2.3 Schematic of the MBE System

Fig. 2.4 Photo of the MBE system

Page 27: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

23

2.1.4 Rapid Thermal Annealing (RTA)

In this study, RTA (rapid thermal annealing) is used for thermal process after

depositing process. The silica tube filled OB2 B or NB2 B (flow rate are 1.2 L/min) in

atmospheric pressure. Therefore it is impossible to remove contaminant gas perfectly

in tube. Equipment image was show in Fig.2.5.

Fig2.5 RTA (MILA3000 made in SNKU-RIKO company)

Page 28: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

24

2.1.5 Vacuum Evaporation Method

High-vacuum evaporation was simple method for forming metal electrode like Pt,

Al and Ag. In high vacuum chamber, metal source is evaporated by thermal heating

with high voltage and is deposited on substrate covered metal mask. In this study,

tungsten electrical resister is used for heating Al source that has low melting point

(660.37 P

oPC) in case by n type substrate and Ag source (961.93P

oPC). This method is

possible to contaminate films. Equipment image was show in Fig.2.6 and Fig

2.7(Photo).

Al target (99.98%)

W (tungsten) filament

Substrate deposited the high-k films

Fig2.6 Metal electrode deposition Fig2.7 High-vacuum bell jar

for metal deposition

Page 29: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

25

2.1.6 Transistor (n-MISFET) process

In this study, the transistor is using n-channel

Metal-Insulator-Silicon Field Effect Transistor (n-MISFET). The

fabrication process is the identical to n-MIS Capacitor until Al electrode

deposition. After photo process is carried out, the gate or source and drain

are generated through wet processes as etching. Finally, Al is left from Si

substrate as lift-off with Supersonic wave (SSW). Figure 2.8 shows

n-MISFET process flow. The photo process flow is shown Figure 2.9.

Page 30: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

26

n-MIS substrate Wet Cleaning

Dielectric Films Deposition

Al Electrode Deposition

Photo Process for Gate Metal

Al Etching in H3PO4(55oC) for 5~30sec

Resist Striping in Acetone(2 min) + Methanol(1 min)

Photo Process for Pad Metal which covered Source and Drain

Oxides Etching in HCl + HF

Al Electrode Deposition

Al Lift-off in Acetone(30 sec)+ Methanol(1 min) with SSW

n-MIS substrate Wet Cleaning

Dielectric Films Deposition

Al Electrode Deposition

Photo Process for Gate Metal

Al Etching in H3PO4(55oC) for 5~30sec

Resist Striping in Acetone(2 min) + Methanol(1 min)

Photo Process for Pad Metal which covered Source and Drain

Oxides Etching in HCl + HF

Al Electrode Deposition

Al Lift-off in Acetone(30 sec)+ Methanol(1 min) with SSW

Fig2.8 n-MISFET process flow

Pre-Bake at 110oC for 1.5 min

Resist(OAP + OFPR) Coating

Post-Bake at 110oC for 1.5 min

Resist Exposure for 12 sec

Developing for 1 min in NMD-3

Final-Bake at 110oC for 5 min

Pre-Bake at 110oC for 1.5 min

Resist(OAP + OFPR) Coating

Post-Bake at 110oC for 1.5 min

Resist Exposure for 12 sec

Developing for 1 min in NMD-3

Final-Bake at 110oC for 5 min

Fig2.9 Photo process flow

Page 31: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

27

2.2 Measurement Equipments

2.2.1 C-V Measurement

In this study, 4284A precision LCR meter made by HP measured C-V

characteristics. Measurement frequency was 1 kHz~1MHz. Figure 2.10 shows the

photo in front of LCR meter equipment.

Fig 2.10 LCR meter HP 4284A.

Page 32: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

28

2.2.2 J-V measurement

The one of important electrical properties to estimate high-k films is I-V

characteristics. I-V characteristics were measured to evaluate leakage current

characteristics. Measurement range were 10P

-14P A ~ 0.4 A. 4156C type precision

semiconductor parameter analyzer made by HP measured them.

Fig 2.11 Semiconductor parameter analyzer HP 4156C

Page 33: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

29

2.2.3 Atomic Force Microscopy (AFM)

AFM enables to measure surface morphology by utilizing force between atoms

and approached tip. The roughness of sample surface is observed precisely by

measurement of x-y plane and z. Fig.2.12 shows the principle of AFM.

Tip is vibrated during measurement, and displacement of z direction is detected.

This method is called tapping mode AFM (TM-AFM). Resolution limit for normal

AFM is 5 ~ 10nm depending on distance between sample surface and tip. On the

other hand, resolution limit for TM-AFM is depended on size of tip edge. Thus,

resolution limit for TM-AFM is about 1nm.

Monitor

ComputeZ axis

servo system

X and y axis scanning system

X and y axis

Laser

Probe

Z axis control

Photo sensor Sample

Cantileve

Piezo scanner

Fig.2.12 Principle of AFM

Page 34: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

30

2.2.4 X-ray Photoelectron Spectroscopy (XPS)

XPS, also known as Electron spectroscopy for chemical analysis (ESCA) is

one of the availability methods that estimate thin film and Si interface.

Fig.2.13 shows the schematic drawing of XPS equipment that was used in this

study. During analysis, the pressures of main chamber were about 10P

-9P Torr vacuums

with turbo pomp. Surface analysis by XPS is accomplished by irradiating a sample

with monoenergetic soft X-ray and analyzing the energy of the detected electrons.

Non-monochromatic MgKα (1253.6 eV) X-ray is used in this study. The method is

illustrated with the energy band diagram in Fig.2.14. This photoelectron has limited

penetrating power in a solid on the order of 1-10 µm. They interact with atoms in the

surface region, causing electrons to be emitted by the photoelectric effect. The emitted

electrons have measured kinetic energies given by

sBEhKE φν −−= (2.1)

where hυ is the energy of the photoelectron, BE is the binding energy of the atomic

orbital from which the electron originates and φs is the spectrometer work function (4.8

eV).

The binding energy may be regarded as the energy difference between the initial and

final states of the ion from each type of atom, there is a corresponding variety of kinetic

energies of the emitted electron. Because each element has a unique set of binding

energies, XPS can be used to identify and determine the concentration of the elements

Page 35: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

31

in the surface. Variation in the elemental binding energies (Chemical shift) arises from

difference in the chemical potential and polarizability of compounds. These chemical

shifts can be used to identify the chemical states of the materials being analyzed.

N2 leak

vacuum

Z axis control

X axis control

Y axis control

X-ray source

Main chamber

Spectroscope

TMP

Analysis circuit

sampleTransfer rod

Detector

N2 leak

vacuum

Z axis control

X axis control

Y axis control

X-ray source

Main chamber

Spectroscope

TMPTMPTMP

Analysis circuit

sampleTransfer rod

Detector

Fig. 2.13 XPS schematic, physical electronics PHI5600 ESCA spectrometer

Page 36: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

32

hνhν

N ( E )

Photoelectron Spectrum

Vacuum Level

Fermi Level

Eb1Eb2

ΦS

Pote

ntia

l Ene

rgy hν

N ( E )

Photoelectron Spectrum

Vacuum Level

Fermi Level

Eb1Eb2

ΦS

Pote

ntia

l Ene

rgy

Fig. 2.14 Illustration of measurement method with the energy band diagram

Page 37: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

33

2.2.5 Ellipsometer

Ellipsometory is the method to estimate the optical property of material or

surface film thickness measuring the change of polarization condition caused by the

reflection of light. Generally, when light is illuminated to a material, the polarization

condition of incident light and reflected light are different. This method evaluates the

surface condition from this difference. P component of polarized light is horizontal to

the plane formed by incident and reflected light and vertical component is S. Ordinary

non-polarized light becomes linear polarized light in which the phase and intensity are

the same between P and S polarization component when it was passed through

45P

oP-declined polarizer. When the linear polarized light is illuminated to the material,

phase different ∆ arises between P and S component in the reflected light. Also, the

reflection intensity is different between P and S component of polarized light because

the reflectance of P and S component is different at the material surface (Fig. 2.15).

Page 38: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

34

ΨΕs

Εp

Εs

Εp

Φ0

Fig. 2.15 Illustration of the measurement principle for ellipsometer

P and S component in electric field vector of the reflected light are given by

)cos(

)cos(

sss

ppp

taE

taE

δω

δω

−=

−=

(2.1)

Here, a BpB, a Bs B, are amplitudes of P and S direction respectively. δBp B and δBs B express the

phase deviations in the each component. Introducing the relation δBpB - δBsB = ∆, the

following equation is obtained.

∆=∆−+ 22

2

2

2

sincos2s

s

p

p

s

s

p

p

aE

aE

aE

a

E

(2.2)

Page 39: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

35

This equation expresses ellipse in general. The condition of elliptically polarized light

is determined by the relative phase difference ∆ and reflection amplitude ratio. Taking

the tangent, reflection amplitude ration is expressed as reflection amplitude angle ψ.

Ellipsometer measures and determines ∆ and Ψ or cos∆ and tanΨ.

Following system is assumed for the typical measurement. The system consists

of ambient, thin film, and substrate.

Φ2

Φ1

Φ0

d1

Ambient : N0

Film : N1

Substrate: N2

Fig. 2.16 System of three layers for typical measurement

Page 40: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

36

The relation between reflectance ratio in P, S component of polarized light and ellipso

parameter is expressed as

s

pj

RR

e =Ψ ∆tan (2.3)

Here, Rp and Rs are complex reflection constant (Fresnel constant). Giving complex

refraction NBi B = nBi B – jkBi B, Fresnel constant at the each interface is given by

iiii

iiiisii

iiii

iiiipii

NNNN

r

NNNN

r

Φ+ΦΦ−Φ

=

Φ+ΦΦ−Φ

=

−−

−−+

−−

−−+

coscoscoscoscoscoscoscos

11

111,

11

111,

(2.4)

The phase angle βBi B in the i layer film is

iii

i Nd

Φ⎟⎠⎞

⎜⎝⎛= cos2

λπβ

(2.5)

Here, dBi B is film thickness, λ is wavelength of incident light and ϕ Bi B is incident angle in the

i layer. Using these parameter,

1

1

1

1

2121

2121

2121

2121

1

1

β

β

β

β

jsso

jsso

s

jppo

jppo

p

errerr

R

errerr

R

++

=

+

+=

(2.6)

Therefore, if complex refraction in each layer, incident angle and wavelength of light at

measurement are known, film thickness can be calculated by measuring ellipso

parameter.

Page 41: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

37

Chapter 3

UExperimental Results

Page 42: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

38

3.1 Fabrication Procedure

The fabrication flows of single layer and stacked layers structure MIS

capacitors are shown in Fig 3.1. First, Si substrate was cleaned by wet process. Next,

the rare earth oxides were deposited on the Si substrate by the MBE system. The Si

substrate temperature is 250P

oPC during the deposition. Then, these samples were

annealed at 300-600P

oPC for 5 minutes by RTA (Rapid Thermal Annealing) Finally, Al

electrodes were deposited on the top and bottom of samples.

Si (100) SPM cleaning & HF dip

La2O3 or Y2O3deposition

RTA : 300-600oC in O2 or N2for 5min

Al electrode deposition

Al

La2O3 or Y2O3

cleaned substrate

Y2O3

La2O3

Al

Y2O3 deposition

La2O3 deposition

Single Layer Structure

Stacked Layer Structure

Si (100) SPM cleaning & HF dip

La2O3 or Y2O3deposition

RTA : 300-600oC in O2 or N2for 5min

Al electrode deposition

Al

La2O3 or Y2O3

cleaned substrate

Y2O3

La2O3

Al

Y2O3 deposition

La2O3 deposition

Single Layer Structure

Stacked Layer Structure

Fig. 3.1 The fabrication flow of single layer and stacked layers structure MIS capacitors

Page 43: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

39

3.2 Characteristics of La B2BOB3

In this section, physical properties of LaB2BOB3 B will be described and the

measurement results of electrical characteristics (J-V, C-V), AFM and XPS and the

calculated data from the results of electrical characteristics will be shown.

3.2.1 Physical Properties of La B2BOB3B

Lanthanum oxide (LaB2 BOB3 B) is one of the rare earth oxides. Fig. 3.2 shows band

gap, lattice energy and Gibbs free energy for Si + MOBx B → M + SiOBx B reaction of La B2 BOB3 B.

La B2 BOB3 B is the material that has the largest band gap and the lowest lattice energy in the

rare earth materials. Therefore, in the case using LaB2 BOB3 B as the insulator, it is expected

that the leakage current will be suppressed because of high barrier height in alignment

with Si conduction band. And, it is also expected that increasing of leakage current

owing to the crystallization will be also suppressed because of low lattice energy. The

dielectric constant is very high value reported value is 27[8]. Table 3.1 shows physical

properties of La B2 BOB3 B. Therefore LaB2BOB3 B is one of the expected materials as alternative

insulator material. However, LaB2 BOB3 B has the problem which is increasing of EOT owing

to growth of interfacial layer by annealing process.

Page 44: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

40

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Lat

ice

Ene

rgy

[kJ/

mol

]

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Lat

ice

Ene

rgy

[kJ/

mol

]

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Ban

d G

ap [k

J/m

ol]

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Ban

d G

ap [k

J/m

ol]

La2O3

La2O3

(a) Lattice energy (b) Band gap

(c) Gibbs free energy

Fig. 3.2 Physical properties of LaB2BOB3

Table 3.1 Physical properties of LaB2 BOB3 B

Band gap [eV] 5.5

Lattice energy [kJ/mol] -12687

Relative dielectric constant 27

Gibbs free energy [kJ/mol] 98.47

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

La2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/mol

]

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

La2O3

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

La2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/mol

]

Page 45: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

41

3.2.2 Characteristics of La B2BOB3

In this section, the characteristics of LaB2 BOB3 B will be shown. Specially, the effect

of annealing condition was investigated. LaB2BOB3 B was deposited about 5nm on Si

substrates by MBE. The temperature of substrate during the deposition was 250oC and

the rate of deposition is ~0.1nm/1min. The C-V characteristics were measured at 10 kHz,

100 kHz and 1 MHz frequencies.

3.2.2.1 Electrical Characteristics

Fig. 3.3 shows the C-V characteristics of the samples with/without annealing

measured at 1 MHz frequency. Annealing temperatures were 300P

oPC-600P

oPC and

annealing ambient were OB2 B and NB2 B. The annealing time of both OB2 B and NB2 B annealing was

5 minutes.

In the case of OB2 B annealing, the large hysteresis was observed for the

as-deposited film. The other annealing films suppressed the hysteresis compared with

as-deposited film. In 400oC annealing, the hysteresis was especially suppressed. The

accumulation capacitance value was the highest in 300oC annealing (EOT is 1.5nm).

And in 400oC annealing or more temperature, the capacitance values were decreased

and gradually increased at accumulation region without being saturation. This

phenomenon is suggested that the low dielectric interfacial layer such as SiOB2B and/or

La-Silicate was grown between the insulator and Si substrate by the annealing process.

Fig. 3.4 shows the change of the flat band voltage calculated from C-V curve with

annealing temperature. The ideal flat band voltage when using Al electrode for n-Si is

Page 46: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

42

about +2.0 V. The flat band voltage is slightly decreased with increasing annealing

temperature. In 300oC annealing, lowest flat band voltage was obtained, but in other

conditions, hardly the change of the value was observed. It is suggested that these very

large flat band voltages were due to many positive fixed charged exist in the films.

In the case of NB2 B annealing, 400oC annealing sample was obtained the highest

capacitance value (EOT is 1.3 nm), however, the largest hysteresis that is about 0.1 V

was observed in annealing samples. The similar capacitance value was obtained in

300oC annealing sample. There is not big change in the characteristic observed

compared with OB2B annealing. The change in flat band voltage is shown in Fig. 3.4. As

these results, the good characteristics were obtained by the annealing process.

Page 47: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

43

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ] as-depo.

300oC

400oC

600oC

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ] as-depo.

300oC

400oC

600oC

(a) OB2 B annealing

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

300oC

as-depo.

600oC

400oC

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

300oC

as-depo.

600oC

400oC

(b) NB2B annealing

Fig. 3.3 C-V characteristics for 5nm thick LaB2 BOB3 B films

Page 48: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

44

-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flatband Voltage [V]

400oC 600oC300oC.-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flatband Voltage [V]

400oC 600oC300oC.

Fig. 3.4 Flat band voltage for OB2 B or NB2 B annealed 5nm thick La B2BOB3 B films

Fig. 3.5 and Fig. 3.6 show the dependences of C-V characteristic on the

measurement frequency. These results are same samples as mentioned above which are

as-deposited sample and annealed samples at 300-600oC in OB2 B or NB2B ambient. The

measurement frequencies were 1 MHz, 100 kHz and 10 kHz. In the case of OB2 B

annealing shown in Fig. 3.5, frequency dependencies were observed at depletion region.

In 400oC and 600oC annealing, the strong dependencies were observed. In 300oC

annealing case, frequency dependence was weak. However, small bump appeared at the

weak inversion region. At the accumulation region, frequency dependence was hardly

observed. In the case of NB2 B annealing shown in Fig. 3.6, frequency dependencies were

observed. Particularly, strong dependencies that are decreasing capacitance with

decreasing frequency were observed in all annealing samples. And, similar to OB2B 300oC

annealing, small bumps were observed at the weak inversion region suggesting that the

interfacial state was existed.

Page 49: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

45

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

1MHz10kHz

100kHz

10kHz100kHz

1MHz

10kHz

100kHz

1MHz

100kHz1MHz

10kHz

(a) as-depo. (b) 300oC.

(c) 400oC. (d) 600oC.

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

1MHz10kHz

100kHz

10kHz100kHz

1MHz

10kHz

100kHz

1MHz

100kHz1MHz

10kHz

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2]

1MHz10kHz

100kHz

10kHz100kHz

1MHz

10kHz

100kHz

1MHz

100kHz1MHz

10kHz

(a) as-depo. (b) 300oC.

(c) 400oC. (d) 600oC.

Fig. 3.5 Dependence of C-V characteristics on measurement frequency

for OB2 B annealed films

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce[

µF/c

m2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz10kHz

100kHz

100kHz

10kHz

1MHz

1MHz

100kHz

1MHz

100kHz

10kHz

(a) as-depo. (b) 300oC.

(c) 400oC. (d) 600oC.

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce[

µF/c

m2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz10kHz

100kHz

100kHz

10kHz

1MHz

1MHz

100kHz

1MHz

100kHz

10kHz

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[µF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce[

µF/c

m2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz10kHz

100kHz

100kHz

10kHz

1MHz

1MHz

100kHz

1MHz

100kHz

10kHz

(a) as-depo. (b) 300oC.

(c) 400oC. (d) 600oC.

Fig. 3.6 Dependence of C-V characteristics on measurement frequency

for NB2 B annealed films

Page 50: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

46

Fig. 3.7 shows the dependence of J-V characteristics on annealing temperature.

In the case of OB2 B annealing, the highest leakage current density was observed in

as-deposited sample, and continuously decreased with increasing annealing temperature.

The leakage current density was suppressed about three orders of magnitude between

300oC and 400oC annealing. And in the NB2 B annealing case, the lowest leakage current

was observed in as-deposited sample. In 300oC and 400oC annealing, the almost same

leakage currents were observed, and in

600oC annealing, the middle value between as-deposited and 300oC (400oC) annealing

was observed.

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Cur

rent

Den

sity

[A/c

m2 ]

t

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

as-depo.300oC

400oC 600oCas-depo.

300oC 400oC

600oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Cur

rent

Den

sity

[A/c

m2 ]

t

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

as-depo.300oC

400oC 600oCas-depo.

300oC 400oC

600oC

(a)OB2 B annealed films (b)NB2B annealed films

Fig. 3.7 J-V characteristics for 5nm thick LaB2 BOB3 B films

Page 51: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

47

Fig. 3.8 shows the J-EOT relationships for LaB2 BOB3 B. The vertical line represents

the leakage current density at Vg = 1V and horizontal line represents EOT (Equivalent

Oxide Thickness). In the Both OB2 B and NB2 B annealing, leakage current was decreased and

EOT was increased with increasing annealing temperature. In OB2 B annealing, the obvious

change was observed between 300oC annealing and higher temperature annealing than

300oC. These results suggested the sudden growth of low dielectric interfacial layer at

over 300oC annealing as mentioned above. In the case of NB2 B annealing, the change was

hardly observed by change of annealing temperature compared with OB2 B annealing.

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

300oC400oC

600oC

300oC 400oC600oC

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

300oC400oC

600oC

300oC 400oC600oC

Fig. 3.8 J vs EOT plots for annealed La B2 BOB3 B films

Page 52: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

48

3.2.2.2 Surface Morphology

Fig. 3.9 and Fig. 3.10 show the surface morphologies and RMS (Root Mean

Square) roughness values of the AFM (Atomic Force Microscope) images of the OB2 B

annealing films respectively. These results were measured before depositing electrode

on the top of the samples. In other words, the surface of insulator film was measured.

The scan size was 500 x 500 nm and the z direction was 5 nm/div.

The lowest value 0.12 nm was obtained in 300oC annealing. And the surface

roughness was deteriorated with increasing annealing temperature. However, the

distribution range of values was narrow that is 0.12-0.22 nm. These results are expected

to have no crystallization for LaB2 BOB3 B film below 600oC annealing.

Page 53: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

49

RMS : 0.12 nmRMS : 0.18 nm RMS : 0.12 nmRMS : 0.18 nm

(a) as-deposition (b) 300 P

oPC annealing

RMS : 0.16 nm RMS : 0.22 nmRMS : 0.16 nm RMS : 0.22 nm

(c) 400 P

oPC annealing (d) 600 P

oPC annealing

Fig. 3.9 AFM images for OB2 B annealed 5nm thick LaB2 BOB3 B films

0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

300 500 600400as-depo.0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

300 500 600400as-depo.

Fig. 3.10 RMS roughness values for OB2 B annealed 5nm thick La B2 BOB3 B films

Page 54: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

50

3.2.2.3 XPS Analysis

In order to investigate the composition of the films before and after RTA, XPS

analyses were carried out. The analyses were made at a take-off angle of 30o, 45° and

60oC for all samples. Fig. 3.11 shows the wide scan XPS spectra for the 4nm thick

La B2 BOB3 B film after RTA at 600oC in OB2 B ambient. The spectrum peaks mainly appeared that

are La3d, La4d, La4p, Si B2 Bp, O1s, C1s and Si B2Bp. The narrow scan spectra are shown in

Fig. 3.12 and Fig. 3.13. These figures show the spectra of before and after annealing,

respectively and the spectral regions containing the Si2s, O1s and La3d peaks are

displayed. For the Si2s spectra in Fig. 3.12 (a) we were able to probe the Si dielectric

interface and detect the substrate Si peak at 151 eV[17] in the Si2s spectra. In before

annealing, a SiOB2 B peak at 153.3 eV was hardly observed shown in Fig. 3.12 (a), but after

RTA, that peak clearly appeared shown in Fig. 3.13(a). This result indicates that a SiOB2B

layer was grown. The Fig. 3.12 (b) and Fig. 3.13 (b) show the O1s spectra. The single

peak was observed at ~532 eV in before RTA, this peak lies between the SiOB2 B and

La B2 BOB3 B peaks at 533.3 and 529.9 eV[18] respectively. These spectrum peaks represents

the formation of La-O-Si silicate bonding units. And in after annealing, the shoulder at ~

533.0 eV is clearly visible and also indicates the presence of a SiOB2 B interfacial layer.

The La3d spectra in Figs. 3.12 (c) and 3.13 (c) were hardly changed between before and

after annealing. These results were considered that La-Si-O composition was already

formed at interfacial layer before annealing and the SiOB2B layer was grown by the

annealing at 600oC in OB2 B.

Page 55: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

51

02004006008001000

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

60o

45o

02004006008001000

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

60o

45o

Fig. 3.11 Wide scan XPS spectra for OB2 B 600oC annealed 4 nm thick LaB2 BOB3 B film

145150155160

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

145150155160

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

(a) Si2s (b) O1s (c) La3d

Fig. 3.12 Narrow scan XPS spectra for 4 nm thick as-deposited La B2BOB3 B films

145150155160

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

]

145150155160

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

]

(a) Si2s (b) O1s (c) La3d

Fig. 3.13 Narrow scan XPS spectra for O B2 B annealed LaB2BOB3 B films

Page 56: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

52

3.2.2.3 RBS Analysis

Fig. 3.14 (a) and (b) show RBS spectra for 4nm LaB2 BOB3 Bdeposited samples. The

samples of (a) and (b) were as-deposition and 300P

oPC annealing, respectively. In

as-deposition, Si diffusion had been already observed by the deposition indicating the

deposition with heating up Si substrate to 250P

oPC makes Si diffusion to insulator. In

600P

oPC annealing, the slope of Si line was gradual compared with as-deposition sample

and the layer which constructs only Si and O was observed at interfacial layer. This

result indicates SiOB2 B layer was existed. These results were consistent with XPS results.

1 2 3 40

La

SiO

0.5

1.0

Con

cent

ratio

n [1

016/c

m2 ]

Depth [nm]1 2 3 40 1 2 3 40

La

SiO

0.5

1.0

Con

cent

ratio

n [1

016/c

m2 ]

Depth [nm]1 2 3 40

Depth [nm]

Con

cent

ratio

n [1

016/c

m2 ]

0.5

1.0

1 2 3 40Depth [nm]

1 2 3 40Depth [nm]

Con

cent

ratio

n [1

016/c

m2 ]

0.5

1.0

(a) as-deposition (b) 600P

oPC annealing

Fig. 3.14 RBS spectra for 4 nm thick LaB2 BOB3 B films

Page 57: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

53

3.3 Characteristics of YB2BOB3B

In this section, physical properties of YB2 BOB3 B will be described and the

measurement results of electrical characteristics (J-V, C-V), AFM and XPS and the

calculated data from the results of electrical characteristics will be shown.

3.3.1 Physical Properties of Y B2BOB3B

Yttrium oxide YB2BOB3 B is also one of the rare earth oxides. This material exhibits

attractive features for electronic applications as part of metal-oxide-semiconductors

hetero structures used in the MOS transistor[20–23]. Y B2 BOB3 B should be a suitable material

for a metal oxide semiconductor because of several particularly relevant physical

properties such as a wide band gap that is 5.5 eV same with La B2 BOB3 B shown in Fig. 3.15, a

high dielectric constant (~18), high thermal stability, chemical compatibility with silicon,

and a low lattice mismatch between the YB2BOB3 B and silicon lattice parameters [24–26].

And YB2 BOB3 B has a high moisture resistance compared with LaB2 BOB3 B[21]. The Y-O bond is

quite strong, since the free energy of formation per oxygen atom (-∆G BfB)(at 25P

oPC) is

2.40x10P

-22P kcal for YB2 BOB3 B compared to 1.70x10P

-22P kcal for SiOB2 B[21].

Page 58: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

54

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Lat

ice

Ene

rgy

[kJ/

mol

]

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Ban

d G

ap [k

J/m

ol]

Y2O3

Y2O3

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Lat

ice

Ene

rgy

[kJ/

mol

]

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

-14000

-13500

-13000

-12500

-12000

-11500

-11000Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Lat

ice

Ene

rgy

[kJ/

mol

]

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Ban

d G

ap [k

J/m

ol]

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

2

3

4

5

6

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3HFO2

ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Ban

d G

ap [k

J/m

ol]

Y2O3

Y2O3

(a) Band gap (b) Lattice energy

(c) Gibbs free energy

Fig. 3.15 Physical properties of YB2 BOB3 B

Table 3.2 Physical properties of YB2 BOB3 B

Band gap [eV] 5.5

Lattice energy [kJ/mol] -13.438

Relative dielectric constant 18

Gibbs free energy [kJ/mol] 2.40x10P

-22P

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/m

ol]

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

0

50

100

150

Y2O3

HFO2ZrO2

La2O3Ce2O3

Pr2O3

Nd2O3Sm2O3

Eu2O3

Gd2O3Tb2O3

Dy2O3

Ho2O3Er2O3

Tm2O3

Yb2O3Lu2O3

Y2O3

⊿G

* 100

0pe

r MO

xfo

rSi

+ M

Ox→

M +

SiO

2[k

J/m

ol]

Page 59: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

55

3.3.2 Characteristics of YB2BOB3

In this section, the characteristics of YB2 BOB3 B will be shown. Specially, the effect

of annealing condition was investigated in in common with LaB2BOB3 B. YB2 BOB3 B was deposited

about 4nm or 5nm on Si substrates for OB2 B annealing and NB2B annealing by MBE and the

rate of deposition is ~0.15nm/1min.

3.3.2.1 Electrical Characteristics

Fig. 3.1.5 (a) shows the C-V characteristics for about 5 nm deposited YB2 BOB3 B

films with/without annealing in OB2 B. These samples were annealed at 300-600oC for

5minutes. And the measurement frequency was 1MHz. The property without annealing

has the highest capacitance value and the lowest flat band voltage shift in all OB2 B

annealing samples. However, the hysteresis was also the largest. In other annealing

cases, the hysteresis was suppressed and decreasing of capacitance value with

increasing annealing temperature was slight with the largest changes occurring between

300oC and 400oC. There was almost no change of characteristic between 400oC and

600oC. Fig. 3.1.5 (b) shows C-V characteristics for 4nm deposited YB2 BOB3 B films

with/without annealing in NB2 B for 5 minutes and annealing temperatures were 300oC,

400oC, and 600oC. In the as-deposited films, although C-V characteristic was not

observed, after annealing good characteristics without hysteresis were obtained. The

variety was almost nothing between 300oC and 400oC annealing. But after 600oC

annealing, capacitance value was decreased suggesting growth of interfacial layer. Fig.

3.1.6 shows the flat band voltage of all of OB2 B and NB2 B annealing samples. The smallest

Page 60: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

56

flat band voltage was observed at OB2 B 300oC and 400oC annealing. This result suggested

that positive fixed charge in films was deceased by OB2 B annealing and almost all these

flat band voltages were almost smaller than LaB2 BOB3 B films.

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce

[uF/

cm2 ] as-depo.

300oC400oC

500oC

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

as-depo.

500oC

400oC

300oC

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1Voltage [V]

Cap

acita

nce

[uF/

cm2 ] as-depo.

300oC400oC

500oC

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

as-depo.

500oC

400oC

300oC

(a) OB2 B annealing (b) NB2B annealing

Fig. 3.16 C-V characteristics for 4nm and 5nm thick YB2 BOB3 B films

-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flat

band

Vol

tage

[V

400 600300. 500-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flat

band

Vol

tage

[V

400 600300. 500

Fig. 3.17 Flat band voltage for OB2 B or NB2 B annealed 4nm and 5nm thick YB2 BOB3 B films

Page 61: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

57

Fig. 3.18 and 3.19 show the C-V characteristics of OB2 B and NB2 B annealing

samples with frequency as a parameter respectively. These results are same sample

mentioned above that are annealed at 300-600 for 5 minutes. The measurement

frequencies were 1 MHz, 100 kHz and 10 kHz.

In both OB2B and NB2 B annealing, as-deposited films have strong frequency

dependence, particularly that are observed at weak inversion region. However, after

annealing these dependences were disappeared for all samples. This point is most

different point from LaB2 BOB3 B films in C-V characteristics. And other different point from

La B2 BOB3 B films are no bump at weak inversion region suggesting no interfacial state.

Page 62: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

58

0

0.5

1

1.5

2

2.5

-1 -0.5 0 0.5 1 1.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

10kHz

100kHz1MHz

100kHz1MHz

10kHz

100kHz1MHz

10kHz100kHz1MHz

10kHz

0

0.5

1

1.5

2

2.5

-1 -0.5 0 0.5 1 1.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

10kHz

100kHz1MHz

100kHz1MHz

10kHz

100kHz1MHz

10kHz100kHz1MHz

10kHz

Fig. 3.18 Dependence of C-V characteristics on measurement frequency

for OB2 B annealed films

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz

100Hz

10kHz100kHz1MHz

10kHz

100kHz1MHz

10kHz1MHz

100kHz10kHz

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5 1

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz

100Hz

10kHz100kHz1MHz

10kHz

100kHz1MHz

10kHz1MHz

100kHz10kHz

Fig 3.19 Dependence of C-V characteristics on measurement frequency

for NB2 B annealed films

Page 63: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

59

Fig. 3.20 (a) and (b) show J-V characteristics for 4 nm deposited OB2 B annealing

sample and 5 nm deposited NB2B annealing sample respectively. In OB2 B annealing sample,

the leakage currents were hardly changed between all samples. In NB2 B annealing sample,

decreasing of leakage current densities with increasing annealing temperature was

observed. The largest change that is two orders of magnitude was observed between

400oC and 600oC annealing. The leakage current of without annealing sample was not

measured so as the C-V curve was unable to obtain.

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

as-depo.

400oC500oC

300oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

600oC

400oC

300oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

as-depo.

400oC500oC

300oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

as-depo.

400oC500oC

300oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

600oC

400oC

300oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Cur

rent

Den

sity

[A/c

m2 ]

600oC

400oC

300oC

(a) OB2 B annealing (b)NB2B annealing

Fig. 3.20 J-V characteristics for 4nm and 5nm thick films

Fig. 3.21 shows J-EOT relationships for YB2 BOB3 B films. The change was hardly

observed between 300-500oC annealing in OB2B ambient, but in 600oC annealing the

increasing EOT was clearly observed with suppression of leakage current density about

six orders of magnitude compared with 400oC annealing. In the case of NB2 B annealing,

300oC annealing and 400oC annealing were almost same position, but in 600oC

annealing, the EOT increasing about 0.5 nm with decreasing of leakage current about

Page 64: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

60

two orders of magnitude. The slopes of OB2 B and NB2 B annealing were similar slope each

other.

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Cur

ren

Den

sity

[A/c

m2 ] 300oC400oC

600oC

300oC400oC500oC

600oC

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Cur

ren

Den

sity

[A/c

m2 ] 300oC400oC

600oC

300oC400oC500oC

600oC

300oC400oC

600oC

300oC400oC500oC

600oC

Fig. 3.21 J vs EOT plots for annealed YB2 BOB3 B films

3.3.2.2 Surface Morphology

Fig. 3.22 shows the surface morphologies and RMS roughness values of the

AFM images in the OB2 B annealing films respectively. The scan size was 500 x 500 nm

and the z direction was 5 nm/div. The RMS value of as-deposited film was 0.16 nm, and

the RMS value was improved to 0.12 nm which is smallest value in all samples by the

300oC annealing in OB2 B ambient. In the other annealing case, the RMS value of 300oC

annealing sample was similar to 400oC annealing sample that value is 0.14 nm.

However, the RMS value was increased by higher temperature annealing. The largest

value was 0.23 nm for 600oC annealing sample.

Page 65: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

61

RMS : 0.16 nm RMS : 0.14 nmRMS : 0.16 nm RMS : 0.14 nm

(a) as-deposition (b) 300P

oPC annealing

RMS : 0.12 nm RMS : 0.19 nm RMS : 0.23 nmRMS : 0.12 nm RMS : 0.19 nm RMS : 0.23 nm

(c) 400P

oPC annealing (d) 500oC annealing (e) 600oC annealing

Fig. 3.22 AFM images for OB2 B annealed 4nm thick YB2 BOB3 B films

0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

300 400 500 600as-depo.0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

300 400 500 600as-depo.

Fig. 3.23 RMS roughness values for OB2 B annealed 4nm thick YB2 BOB3 B films

Page 66: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

62

3.3.2.3 XPS Analysis

Fig. 3.24 shows the wide scan spectra for YB2 BOB3 B film containing mainly the

spectrum regions of Si2p, Si2s, Y3d, C1s and O1s. In Fig. 3.25 (a), (b) and 3.26, XPS

results contain the Y3d, Si2s, O1s and Si2p photoelectron spectrum regions for Y-O-Si,

YB2 BOB3 B, SiOB2 B and Si-Si bonding. Fig. 3.25 (a) presents the Y3d and Si2s photoelectron

spectra. The Y3dB3/2 B and Y3dB5/2 B compositions of the spin-orbit splitting are measured at

158.4 and 160.3 eV, respectively indicating that the Y-silicate was formed even before

annealing and the absence of Y-silicide in Y-O-Si films, since a metallic Y3d peak at

156.0 eV is not observed. The transition of the peak was not observed after annealing

suggesting that the yttrium composition was not changed. In other words, Y-Si-O

composition was maintained after annealing. Fig. 3.25 (b) presents the O1s spectra for

Y-O-Si, YB2BOB3 B and SiOB2B. The O1s peak at 531.8 eV is intermediate between O1s for SiOB2 B

(533.0 eV) and YB2 BOB3 B (529.5 eV). This peak similarly indicates that the Y-Si-O

combination was existed. The measured FWHM of O1s in Y-O-Si is 3.0 eV, which is

greater than expected for an elemental oxide (FWHM of SiOB2 B is 1.8 eV [14]) indicating

the presence of multiple oxygen bonding configuration in the Y-O-Si. Fig.3.26 (a) and

(b) show Si2s and Si2p spectra regions, respectively. These figures represented change

of peak intensities owing to the annealing. In Fig 3.26 (a), the single peak was observed

at 531.8 eV but another peak was appeared at 103 eV by 600oC annealing. This result

suggested that the Si-O bonding such as SiO B2B was formed by high temperature

annealing. Fig. 3.26 (b) shows Si2p photoelectron peak. In 300oC and 400oC annealing,

the peak intensity was weak at 103 eV. However, in 600oC annealing, this peak

intensity became strong. This peak indicated similar phenomenon to Si2s which is

Page 67: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

63

growth of interfacial layer. These results indicated that Si rich Y silicate layer was

grown at the bottom of the film with increasing annealing temperature.

02004006008001000Binding Energy [eV]

Inte

nsity

[a.u

.]

Fig. 3.24 Wide scan XPS spectra for OB2 B 600oC annealed 4nm thick YB2 BOB3 B film

Page 68: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

64

148153158163Binding Energy [eV]

Inte

nsity

[a.u

.]

148153158163Binding Energy [eV]

Inte

nsity

[a.u

.]

148153158163Binding Energy [eV]

Inte

nsity

[a.u

.]

526531536

Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534536Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534536

Binding Energy [eV]

Inte

nsity

[a.u

.]

(a) Y3d and Si2s (b) O1s

Fig. 3.25 narrow scan XPS spectra for YB2 BOB3 B films

147152157

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105

Binding Energy [eV]

Inte

nsity

[a.u

.]

600oC

300oCas-depo. as-depo.

300oC

600oC

147152157

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105

Binding Energy [eV]

Inte

nsity

[a.u

.]

600oC

300oCas-depo. as-depo.

300oC

600oC

(a) Si2s (b) Si2p

Fig. 3.26 Change of spectrum for YB2 BOB3 B films by annealing

Page 69: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

65

3.4 Comparison between La B2BOB3B and Y B2BOB3B films

We investigated properties that are electrical characteristic, surface roughness

and composition of La B2 BOB3 B and YB2 BOB3 B single layer structure. Although in both LaB2 BOB3 B and

YB2 BOB3 B as-deposited thin films, good C-V characteristics were not observed, the excellent

curve was observed by OB2 B 300oC annealing. In La B2 BOB3 B films, C-V characteristic were

clearly deteriorated by over 300oC annealing, however, the characteristics without

frequency dependence were observed in YB2 BOB3 B films. The J-EOT relationships were

shown in Fig. 3.27 (a) and (b). The transition of the RMS roughness values of the AFM

images is shown in Fig. 3.28. The low RMS values were obtained by 300-400 annealing

in Both LaB2 BOB3 B and YB2 BOB3 B films.

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Cur

rent

Den

sity[

A/c

m2 ]

La2O3 O2Y2O3 O2

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0

EOT[nm]

Leak

age

Cur

rent

Den

sity[

A/c

m2 ]

Y2O3 N2La2O3 N2

(a) OB2 B annealed samples (b) NB2B annealed samples

Fig. 3.27 J vs EOT plots for annealed LaB2 BOB3 B and YB2 BOB3 B films

Page 70: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

66

0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

La2O3Y2O3

as-depo. 300 400 500 6000

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

La2O3Y2O3

as-depo. 300 400 500 600

Fig. 3.28 transition of RMS roughness values for LaB2 BO B3 B and YB2 BO B3 B films

We found that as-deposited films also have interfacial layer. The XPS spectra

indicating growth of interfacial layer was shown in Fig. 3.29. This figure shows the

spectra of La B2BOB3 B and YB2 BOB3 B sample that were annealed at 600oC in OB2 B ambient. It is

observed that the peak of interfacial layer arising from LaB2 BOB3 B film was stronger than

YB2 BOB3 B film. From these results, it can be suggested that interfacial layer was easily

grown in La B2 BOB3 B compared with YB2BOB3 B.

148153Binding Energy [eV]

Inte

nsity

[a.u

.]

La2O3Y2O3

Fig. 3.29 Si2s spectra for OB2 B 600oC annealed LaB2 BOB3 B and YB2BOB3 B film

with take-off angle is 60P

oP

Page 71: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

67

3.5 Characteristics of La B2BOB3B/YB2BOB3B Stack Structure

In this section, the characteristics of LaB2 BOB3 B and YB2BOB3 B stack structure will be

described and the measurement results of electrical characteristics (J-V, C-V), AFM,

XPS and the calculated data from the results of electrical characteristics will be shown..

3.5.1 Electrical Characteristics

Fig. 3.30 (a) and (b) show the dependence of C-V characteristics for about 4nm

La B2 BOB3 B/YB2BOB3 B films with/without annealing. The annealing temperatures and time were

300-600P

oPC and 5 minutes, respectively and the annealing ambient was OB2 B or NB2B. The O B2 B

and NB2 B annealing samples were deposited about 4 nm and 3 nm, respectively. The

measurement frequency was 1MHz in these figures. In the case of OB2 B annealing, strong

dependence of capacitance value on annealing temperature was observed. In

as-deposited film has large hysteresis, however, after annealing the hysteresis was

disappeared. The highest capacitance value was observed in 300oC annealing. And the

dependence which is decreasing capacitance value with increasing annealing

temperature was observed considering that the interfacial layer was grown. The flat

band voltages of all annealing samples were shown in Fig. 3.31. The increasing flat

band voltage shift of 300P

oPC annealing sample was lowest, and higher temperatures

annealing than 300P

oPC were same each other. In NB2 B annealing, increasing capacitance

values were observed by annealing. The capacitance value of 300oC annealing sample

was highest in NB2 B annealing samples, and the decreasing of capacitance value was

observed in higher temperature annealing. These results indicate growth of interfacial

Page 72: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

68

layer similar to OB2.B annealing.

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]Ca

paci

tanc

e [u

F/cm

2 ]

as-depo.

600oC

300oC

400oC

300oC

600oC

as-depo.

400oC

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]Ca

paci

tanc

e [u

F/cm

2 ]

as-depo.

600oC

300oC

400oC

300oC

600oC

as-depo.

400oC

(a) OB2 B annealing (b) NB2B annealing

Fig. 3.30 C-V characteristics for 4nm and 3nm thick LaB2 BOB3 B/YB2 BOB3 B films

-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flat

band

Vol

tage

[V]

La2O3/Y2O3 O2

La2O3/Y2O3 N2

as-depo. 300oC 400oC 600oC-1.5

-1.0

-0.5

0.0

Annealing Temperature [oC]

Flat

band

Vol

tage

[V]

La2O3/Y2O3 O2

La2O3/Y2O3 N2

as-depo. 300oC 400oC 600oC

Fig. 3.31 Flat band voltage

for OB2 B or NB2 B annealed 4nm and 3nm thick LaB2 BOB3 B/YB2 BOB3 B films

Page 73: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

69

The dependencies of C-V characteristic of 300-600oC annealing samples on the

frequency are shown in Fig. 3.32 and 3.33. The measurement frequencies were 1 MHz,

100 kHz, 10 kHz and 1 kHz. In the case of OB2 B annealing, the hysteresis which was

observed in as-deposited film was disappeared. In 300oC annealing sample, the

excellent curves without frequency dependence and the bump at weak inversion region

were obtained. In over 300oC annealing samples, strong frequency dependencies that

are shift to lower voltage side with increasing annealing temperature were observed at

weak inversion region. In the case of NB2 B annealing, 300oC annealing sample presented

the good curve compared with other samples. However, the frequency dependence

which was decreasing accumulation capacitance at 1 MHz frequency was observed in

all NB2B annealing samples. The dependence at a weak inversion region which was

seemed in over 300oC OB2 B annealing was not observed in NB2 B annealing.

Page 74: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

70

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz.100kHz.

10kHz.

1MHz.100kHz.10kHz.

1MHz.100kHz.

10kHz.1MHz.

100kHz.10kHz.

Fig. 3.32 Dependence of C-V characteristics on measurement frequency

for OB2 B annealed films

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Capa

cita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2]

1MHz.

100kHz.10kHz.

1MHz.

10kHz.

100kHz.

1MHz.

100kHz.10kHz.

1MHz.

100kHz.10kHz.

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Capa

cita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

3

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2]

1MHz.

100kHz.10kHz.

1MHz.

10kHz.

100kHz.

1MHz.

100kHz.10kHz.

1MHz.

100kHz.10kHz.

Fig. 3.33 Dependence of C-V characteristics on measurement frequency

for NB2 B annealed films

300P

oPC as-depo.

400P

oPC 600P

oPC

as-depo. 300P

oPC

400P

oPC 600P

oPC

Page 75: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

71

Fig. 3.34 (a) and (b) show the J-V characteristics for OB2 B and NB2 B annealing

La B2 BOB3 B/YB2BOB3 B samples. OB2 B and NB2 B annealing sample were deposited about 4nm and 3nm,

respectively. In the case of OB2 B annealing, the dependence which is decreasing of the

leakage current with increasing temperature suggesting growth of interfacial layer was

observed. In the case of NB2 B annealing, the dependence was weak compared with OB2 B

annealing. However, the decreasing of leakage current with increasing annealing

temperature was clearly observed.

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensit

y [A

/cm

2]

as-depo.

300oC

400oC

600oC

400oC600oC

300oCas-depo.

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensi

ty [A

/cm2 ]

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensit

y [A

/cm

2]

as-depo.

300oC

400oC

600oC

1.E-10

1.E-08

1.E-06

1.E-04

1.E-02

1.E+00

0 0.2 0.4 0.6 0.8 1

Voltage [V]

Leak

age

Curr

ent D

ensit

y [A

/cm

2]

as-depo.

300oC

400oC

600oC

400oC600oC

300oCas-depo.

(a) OB2 B annealing (b) NB2B annealing

Fig. 3.34 J-V characteristics for 4nm and 3nm thick LaB2 BOB3 B/YB2 BOB3 B films

The J-EOT plots for LaB2 BOB3 B/YB2 BOB3 B structure samples were shown in Fig. 3.35. In

case of NB2 B annealing, the changes of the leakage current densities and EOT values were

very small compared with OB2 B annealing samples. In the case of OB2 B annealing, the change

of leakage current density and EOT between 300oC and 600oC annealing samples were

about seven orders of magnitude and 1.8 nm.

Page 76: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

72

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0.0 1.0 2.0 3.0 4.0EOT[nm]

Leak

age

Cur

rent

Den

sity[

A/c

m2 ]

O2

N2

Fig. 3.35 J vs EOT plots for annealed LaB2 BOB3 B/YB2BOB3 B films

3.5.2 Surface roughness

Fig. 3.36 (a) and (b) show the AFM images and RMS roughness values of the

AFM images in the OB2 B and NB2 B annealing films, respectively. The scan size was 500 x

500 nm and the z direction was 5 nm/div. The largest value was observed at NB2B 300oC

annealing in all samples. In the case of OB2 B annealing, the roughness of 400oC

annealing sample was largest. And, it observed that the RMS values were decreased

with increasing annealing temperature. However, particularly, the big change of the

RMS was not observed.

Page 77: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

73

RMS : 0.18 nm RMS : 0.23 nm RMS : 0.25 nm

RMS : 0.19 nm RMS : 0.16 nm

(a) (b) (c)

(d) (e)

RMS : 0.18 nm RMS : 0.23 nm RMS : 0.25 nmRMS : 0.18 nm RMS : 0.23 nm RMS : 0.25 nm

RMS : 0.19 nm RMS : 0.16 nm

(a) (b) (c)

(d) (e)

(a) as-deposition (b) 300 P

oPC annealing (c) 400 P

oPC annealing

(d) 500P

oPC annealing (e) 600P

oPC annealing

Fig. 3.36 AFM images for OB2 B annealed LaB2BOB3 B/YB2 BOB3 B films

RMS : 0.18 nm RMS : 0.32 nm

RMS : 0.16 nm RMS : 0.13 nm

(a) (b)

(c) (d)

RMS : 0.18 nm RMS : 0.32 nm

RMS : 0.16 nm RMS : 0.13 nm

(a) (b)

(c) (d)

(a) as-deposition (b) 300P

oPC annealing

(c) 400P

oPC annealing (d) 600P

oPC annealing

Fig. 3.36 AFM images for NB2 B annealed LaB2 BOB3 B/YB2BOB3 B films

Page 78: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

74

0

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

O2N2

as-depo. 300. 400 500 6000

0.1

0.2

0.3

0.4

0.5

Annealing Temperature [oC]

RM

S [n

m]

O2N2

as-depo. 300. 400 500 600

Fig. 3.37 RMS roughness values for OB2 B and NB2 B annealed LaB2BOB3 B/YB2 BOB3 B films

Page 79: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

75

3.5.3 XPS Analysis

Fig. 3.38 shows the wide spectra for LaB2 BOB3 B/YB2BOB3 B film containing the

photoelectron spectrum of O1s, Si2p, La4d, Si2s, Y3d, Y3p, O1s and La3d. The

deposited oxide thicknesses of both YB2 BOB3 B and La B2 BOB3 B were 1nm, therefore total physical

thickness was 2nm. We measured the spectra of O1s, Si2p, Si2s, Y3d, O1s and La3d as

shown in Fig. 3.39 (a) and (b) show the spectra of Y3d and Si2s that were normalized at

151 eV for Si substrate peak in Si2s. The peaks of Y3d were not shifted in 300oC

annealing sample compared with as-deposited sample, however, the peak transition was

observed by 600oC annealing suggesting formation of Si-rich layer such as Y-Si-O and

SiOB2 B. Fig. 3.39 (b) presents expanded region of Si2s peak containing Si-Si bonding peak.

The peaks except Si substrate peak at 151 eV were not observed in Si2s spectrum region,

however, the peak expected interfacial silicate layer was appeared at higher side energy

after annealing and the peak intensity was increased with increasing annealing

temperature shown in Fig. 3.40. This appearance of the energy peak higher than 151 eV

indicates the same phenomenon with Y3d peak that is growth of interfacial layer. The

spectral region around the Si2p peaks shown in Fig. 3.41 (a) contains contributions from

the La4d peaks[18] at 101.9 and 105.5 eV that overlap with the SiO B2B and Y-Si-O peak

expected at 103.3 eV. No attempts were made to deconvolve the peaks. The transition of

La3d peak was hardly observed shown in Fig. 3.41 (b).The O1s peak lies between the

SiOB2 B and La B2 BOB3 B(YB2BOB3 B) peaks at 533.3 and 529.9 eV[18] respectively, was observed

shown in Fig. 3.42 suggesting a formation of silicate layer.

Fig. 3.43 (a) and (b) show the O1s spectra arising from LaB2 BOB3 B/YB2BOB3 B 4nm thin

film. The physical thicknesses of both LaB2 BOB3 B and YB2 BOB3 B were 2nm. In this 4nm thickness

Page 80: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

76

sample, the peak of 530 eV meaning O1s peak arising from LaB2BOB3 B and YB2 BOB3 B bonding

was clearly visible compared with the La B2BOB3 B and YB2 BOB3 B single layer sample and thinner

stack structure sample. The FWHM of 600oC annealing sample at 532 eV peak is wider

than 300oC annealing. This result suggested that YB2 BOB3 B and/or La B2 BOB3 B were intermixed

with Si by high temperature annealing.

02004006008001000Binding Energy [eV]

Inte

nsity

[a.u

.]

Fig. 3.38 Wide scan XPS spectra for OB2 B 600oC annealed 2nm thick LaB2 BOB3 B/YB2 BOB3 B film

Page 81: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

77

147152157162

Binding Energy [eV]

Inte

nsity

[a.u

.]

147152157162

Binding Energy [eV]

Inte

nsity

[a.u

.]

147152157162

Binding Energy [eV]

Inte

nsity

[a.u

.]

147152

Binding Energy [eV]

Inte

nsity

[a.u

.]

147152

Binding Energy [eV]

Inte

nsity

[a.u

.]

147152

Binding Energy [eV]

Inte

nsity

[a.u

.]

300oC

30o

60o

45o

30o

45o

60o

30o

45o

60o

30o

45o

60o

30o

45o

60o

(a) Y3d and Si2s spectra (b) Si2s spectra

Fig. 3.39 Y3d and Si2s spectra for 2nm thick LaB2 BOB3 B/YB2 BOB3 B films

147149151153155

Binding Energy [eV]

Inte

nsity

[a.u

.]

Fig. 3.40 change of Si2s spectrum for LaB2BOB3 B/YB2 BOB3 B by annealing

Page 82: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

78

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

60o

45o 30o

45o

60o

30o

45o

60o

30o

45o

60o

30o

45o

60o

30o

45o

60o

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

95100105110115

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

830835840845

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

60o

45o 30o

45o

60o

30o

45o

60o

30o

45o

60o

30o

45o

60o

30o

45o

60o

(a) Si2p spectra (b) La3d

Fig. 3.41 Si2p and La3d spectra for 2nm thick La B2BOB3 B/YB2 BOB3 B film

Page 83: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

79

526528530532534Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534Binding Energy [eV]

Inte

nsity

[a.u

.]

Fig. 3.42 O1s spectra for 2nm thick La B2 BOB3 B/YB2BOB3 B film

Page 84: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

80

526531536

Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534536

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

30o

45o

60o

30o

45o

60o

526531536

Binding Energy [eV]

Inte

nsity

[a.u

.]

526528530532534536

Binding Energy [eV]

Inte

nsity

[a.u

.]

30o

30o

45o

60o

30o

45o

60o

Fig. 3.43 O1s spectra for 4nm thick La B2 BOB3 B/YB2BOB3 B film

Page 85: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

81

3.6 Effect of Stack Structure

The excellent C-V curves without hysteresis and frequency dependence were

observed by OB2 B 300oC annealed LaB2 BOB3 B/YB2BOB3 B structure. Fig. 3.44 (a) and (b) show the

J-EOT plots for single layer samples and stacked layer samples. In the case of OB2 B

annealing, the evident improvement was observed by using stack structure. The

accumulation capacitance values were decreased by higher temperature annealing

suggesting formation of interfacial layer. These phenomena were similar in all OB2B

annealing samples. In the case of NB2B annealing, the transition of plot point was smaller

than OB2B annealing same with single layer samples.

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0 1 2 3 4EOT[nm]

Leak

age

Cur

rent

Den

sity[

A/c

m2 ]

La2O3

Y2O3

La2O3/Y2O3

1.E-09

1.E-07

1.E-05

1.E-03

1.E-01

1.E+01

0 1 2 3 4EOT[nm]

Leak

age

Cur

rent

Den

sity

[A/c

m2 ]

La2O3

Y2O3

La2O3/Y2O3

(a) OB2 B (b) NB2 B

Fig. 3.44 J vs EOT plots for OB2 B and NB2 B annealed La B2 BOB3 B/YB2BOB3 B films

Page 86: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

82

Fig. 3.45 (a) shows C-V characteristics for stacked layer sample annealed at

300P

oPC in OB2 B ambient. Fig. 3.45 (b) shows the C-V characteristics for chemical oxidized

La B2 BOB3 B single layer sample. Annealing temperature was 300P

oPC and ambient was OB2 B. In

stacked layer sample, excellent characteristics were observed as mentioned previous

section. In using chemical oxide sample, large frequency dependence was observed

compared with stack layer sample and flat-band shift was large.

0

0.5

1

1.5

2

2.5

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Capa

cita

nce

[µF/

cm2 ]

1MHz100kHz10kHz

0

0.5

1

1.5

2

-2 -1.5 -1 -0.5 0 0.5

Voltage [V]

Cap

acita

nce

[uF/

cm2 ]

1MHz100kHz10kHz

(a) stacked structure (b) chemical oxide

Fig. 3.45 C-V characteristics

Page 87: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

83

The Fig. 3.46 (a) and (b) show the Si2s and O1s spectra arising from OB2 B

annealed LaB2 BOB3 B, YB2BOB3 B and La B2 BOB3 B/YB2BOB3 B samples, respectively. This figure represents the

peaks which were measured at take-off angle of 60P

oP. In the case of OB2 B annealing, the

two peaks were observed at 151 eV and 154 eV meaning Si-Si bonding and Si-rich

interfacial layer, respectively. The peak of LaB2 BOB3 B sample was stronger than peaks of

YB2 BOB3 B and La B2 BOB3 B/YB2BOB3 B suggesting strong reaction was caused between Si substrate and

La B2 BOB3 B film in La B2 BOB3 B sample. The similar characteristic was observed between YB2BOB3 B and

La B2 BOB3 B/YB2BOB3 B. This results indicated that the same interfacial reaction was caused

between YB2 BOB3 B and La B2BOB3 B/YB2BOB3 B. Fig. 3.46 (b) shows the O1s peak. In LaB2 BOB3 B/YB2 BOB3 B

sample, strong peak at 530 eV was observed compared with other samples. This results

was suggested that the silication was observed by using stack structure.B

148153

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

La2O3

60o

La2O3/Y2O3Y2O3

La2O3/Y2O3La2O3

Y2O3

148153

Binding Energy [eV]

Inte

nsity

[a.u

.]

525530535540

Binding Energy [eV]

Inte

nsity

[a.u

.]

La2O3

60o

La2O3/Y2O3Y2O3

La2O3/Y2O3La2O3

Y2O3

(a) Si2s spectra (b) O1s spectra

Fig. 3.46 Si2s and O1s spectra for

OB2 B 600oC annealed LaB2BOB3 B, YB2 BOB3 B and La B2 BOB3 B/YB2BOB3 B films

Page 88: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

84

Chapter 4

UConfirmation of Stacked

Dielectrics Transistor Operation

Page 89: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

85

4.1 Characteristics of Stacked Dielectrics Transistor

In this section, we will report characteristics of stacked dielectrics transistor.

Fig. 4.1 (a) and (b) show IBDB-VBDB and IBDB-VBGB characteristics of stack structure transistor

respectively. The gate length and the gate width of this transistor were 10um and 27um,

respectively. In IBDB-VBDB characteristics, the applied gate voltage were from -0.50V to 1.5V

with 0.25 V step. As this figure, we found that operation of stack structure transistor. Fig.

4.1 (b) shows IBDB-VBGB characteristics at VBDB=0.1V. S-factor and threshold voltage of this

device were 85 mV/dec and -0.36 V.

0

10

20

30

40

0 0.5 1 1.5 2VD [V]

I D [uA/um]

VG=1.50V1.25V

1.00V

0.75V

-0.25V0V

-0.50V

0.25V0.50V

0

10

20

30

40

0 0.5 1 1.5 2VD [V]

I D [uA/um]

VG=1.50V1.25V

1.00V

0.75V

-0.25V0V

-0.50V

0.25V0.50V

-1.5 -1 -0.5 0 0.5 1 1.5VG [V]

I D [A]

0.0

0.5

1.0

1.5

2.0

2.5

3.0

g m [uS/um]

10-3

10-5

10-7

10-9

S=85 mV/decVth=-0.36 V

VD=0.1V0

-1.5 -1 -0.5 0 0.5 1 1.5VG [V]

I D [A]

0.0

0.5

1.0

1.5

2.0

2.5

3.0

g m [uS/um]

10-3

10-5

10-7

10-9

-1.5 -1 -0.5 0 0.5 1 1.5VG [V]

I D [A]

0.0

0.5

1.0

1.5

2.0

2.5

3.0

g m [uS/um]

10-3

10-5

10-7

10-9

S=85 mV/decVth=-0.36 V

VD=0.1V0

(a)ID-VD (b) ID-VG

Fig. 4.1 the electrical characteristics of LaB2 BOB3 B/YB2 BOB3 B/Si nMISFET

Fig. 4.2 and 4.3 show dependences of I BDB-VBDB and IBDB-VBGB characteristics on annealing

temperature respectively. Annealing conditions were without annealing and 300, 400,

600 P

oPC annealing in OB2 B ambient for 5 minutes. In 300P

oPC annealing, lowest subthreshold

slope factor was obtained.

Page 90: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

86

Fig. 4.2 IBDB-VBDB characteristics

Fig. 4.3 IBDB-VBGB characteristics

0

50

100

150

200

0 0.5 1 1.5 2VD [V]

I D[u

A/u

m]

VG=1.5V1.25V

1.0V0.75V0.5V0.25V0V-0.25V-0.5V

VG=1.5V

1.25V

1.0V0.75V0.5V0.25V0V

-0.25V-0.5V0

40

80

120

0 0.5 1 1.5 2VD [V]

01020304050

0 0.5 1 1.5 2VD [V]

VG=1.5V

1.25V

1.0V0.75V0.5V0.25V0V

-0.25V-0.5V

0

20

40

60

80

100

0 0.5 1 1.5VD [V]

VG=1.5V1.25V1.0V0.75V

0.5V0.25V0V-0.25V-0.5V

I D[u

A/u

m]

(a) as-depo. (b) O2 300oC

(d) O2 600oC(c) O2 400oC

I D[u

A/u

m]

I D[u

A/u

m]

0

50

100

150

200

0 0.5 1 1.5 2VD [V]

I D[u

A/u

m]

VG=1.5V1.25V

1.0V0.75V0.5V0.25V0V-0.25V-0.5V

VG=1.5V

1.25V

1.0V0.75V0.5V0.25V0V

-0.25V-0.5V0

40

80

120

0 0.5 1 1.5 2VD [V]

01020304050

0 0.5 1 1.5 2VD [V]

VG=1.5V

1.25V

1.0V0.75V0.5V0.25V0V

-0.25V-0.5V

0

20

40

60

80

100

0 0.5 1 1.5VD [V]

VG=1.5V1.25V1.0V0.75V

0.5V0.25V0V-0.25V-0.5V

I D[u

A/u

m]

0

20

0

20

40

60

80

100

0 0.5 1 1.5VD [V]

VG=1.5V1.25V1.0V0.75V

0.5V0.25V0V-0.25V-0.5V

VG=1.5V1.25V1.0V0.75V

0.5V0.25V0V-0.25V-0.5V

I D[u

A/u

m]

(a) as-depo. (b) O2 300oC

(d) O2 600oC(c) O2 400oC

I D[u

A/u

m]

I D[u

A/u

m]

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10-7

10-610-510-410-3

I D[A

]

0

50

150

250

200

300

100

ID[uA

]

10-1010-910-8

10-11

SS= 137.0 mV/decVth= -0.54 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I D[A

]

10 -1010 -910 -8

10 -11

SS = 159 mV/DecVth= -0.35 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

ID[uA

]

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG[V]

10-10

10-9

10-8

10-7

10-6

10-5

10-4

10-3

I D[A

]

0

50

150

250

200

100

ID[uA

]

SS= 97.4 mV/decVth= -0.68 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I D[A

]

0

50

150

250

200

100

ID[ uA

]

350

300

SS = 90.8 mV/DecVth= -0.494 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

SS= 159.0 mV/decVth= -0.35 V

SS= 90.8 mV/decVth= -0.49 V

(c) O2 400oC (d) O2 600oC

(b) O2 300oC(a) as-depo.

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10-7

10-610-510-410-3

I D[A

]

0

50

150

250

200

300

100

ID[uA

]

10-1010-910-8

10-11

SS= 137.0 mV/decVth= -0.54 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I D[A

]

10 -1010 -910 -8

10 -11

SS = 159 mV/DecVth= -0.35 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

ID[uA

]

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG[V]

10-10

10-9

10-8

10-7

10-6

10-5

10-4

10-3

I D[A

]

0

50

150

250

200

100

ID[uA

]

SS= 97.4 mV/decVth= -0.68 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I D[A

]

0

50

150

250

200

100

ID[ uA

]

350

300

SS = 90.8 mV/DecVth= -0.494 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

SS= 159.0 mV/decVth= -0.35 V

SS= 90.8 mV/decVth= -0.49 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10-7

10-610-510-410-3

I D[A

]

0

50

150

250

200

300

100

ID[uA

]

10-1010-910-8

10-11

SS= 137.0 mV/decVth= -0.54 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I D[A

]

10 -1010 -910 -8

10 -11

SS = 159 mV/DecVth= -0.35 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

I

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

0

20

80

120

100

60

ID[uA

]

40

10 -710 -610 -510 -410 -3

I[A

]

10 -1010 -910 -8

10 -11

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG[V]

10-10

10-9

10-8

10-7

10-6

10-5

10-4

10-3

I D[A

]

0

50

150

250

200

100

ID[uA

]

SS= 97.4 mV/decVth= -0.68 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG[V]

10-10

10-9

10-8

10-7

10-6

10-5

10-4

10-3

I D[A

]

0

50

150

250

200

100

ID[uA

]

SS= 97.4 mV/decVth= -0.68 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5VG [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I D[A

]

0

50

150

250

200

100

ID[ uA

]

350

300

SS = 90.8 mV/DecVth= -0.494 V

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

-1.5 -1.0 -0.5 0 0.5 1.0 1.5V [V]

10 -10

10 -9

10 -8

10 -7

10 -610 -5

10 -4

10 -3

I[A

]

0

50

150

250

200

100

I[ uA

]

350

300

SS= 159.0 mV/decVth= -0.35 V

SS= 90.8 mV/decVth= -0.49 V

(c) O2 400oC (d) O2 600oC

(b) O2 300oC(a) as-depo.

Page 91: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

87

Chapter 5

UConclusion

Page 92: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

88

5.1 Results of This Study

La B2 BOB3 B/YB2BOB3 B thin films deposited at 250P

oPC by MBE. They were annealed at

300-600oC in OB2 B or NB2 B ambient. Excellent C-V characteristics without hysteresis and

frequency dependence were obtained with suppression of the accumulation capacitance

decrease by using stacked dielectrics structure. It is found that best annealing condition

is 300oC annealing in both OB2B and NB2 B ambient. Comparison with the LaB2 BOB3 B and YB2 BOB3 B

single layer structure, the electrical characteristics were improved by stack structure. It

was found that interfacial layer was more grown by high temperature annealing and in

as-deposited films; interfacial layer was already grown. In 600oC annealing case, it is

considered that both silicate and SiOB2 B layer were grown. In LaB2 BOB3 B films, C-V

characteristic were clearly deteriorated by over 300oC annealing, however, the C-V

characteristics without frequency dependence were obtained in YB2 BOB3 B films. As the

results of XPS, It was suggested that YB2BOB3 B film is a smaller reaction with Si substrate

which is growth of interfacial layer than LaB2 BOB3 B film. In stacked structure as YB2 BOB3 B was

buffer layer, similar XPS results were observed with YB2 BOB3 B single layer films. These

results suggested that growth of interfacial layer was suppressed by stack structure. In

La B2 BOB3 B/YB2BOB3 B structure, the cause of leakage current decreasing was thought by the

suppression of interfacial layer growth.

Page 93: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

89

5.2 Future Issues

In this study, we obtained excellent results which are suppression of leakage

current for gate dielectric thin films and investigated effect of anneal condition on films

by XPS. However, we still have some unresolved problems. One of the problems is flat

band voltage shift. The cause of this problem for rare earth oxides is still not clarified

completely. It is necessary to study about the relation between flatband voltage shift and

the distribution of the oxide charges. For the purpose of clarifying the mechanism of

oxide charge generation during the fabrication process, more detail analyses should be

carried out from both the sides of electrical characteristics and physical or chemical

measurements. And, for the application to the gate insulator of transistor, the

characteristics of single layer and stacked layers MOSFET should be more investigated.

Page 94: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

90

Acknowledgements

The author would like to give the greatest thanks to supervisor at Tokyo Institute of

Technology, Professor Hiroshi Iwai for his continuous encouragement.

The author would like to thank Associate Professor Kazuo Tsutsui for useful advice.

The author would like to thank Associate Professor Shun-ichiro Ohmi.

The author would like to thank Visiting Professor Nobuyuki Sugii.

The author would like to thank Professor Hiroshi Ishiwara and Associate Professor

Eisuke Tokumitsu for their supported.

The author would like to thank Dr. Koji. Aizawa and Mr. T. Kurita for their support.

The author would like to thank Dr. Tetsuji. Yano for their useful discussion and advice for XPS

analysis.

The author would like to thank J. Yugami (Hitachi) for providing EOT program.

The author would like to thank research colleagues of Professors Iwai's Laboratories,

Mr. J. Tonotani, Mr. K. Ohsima, Mr. Y. Kim, Mr. J. A. NG, Mr. A. Kuriyama, Mr. I.

Ueda, Mr. Y.Sasaki, Mr. Molina Reyes Joel, Mr. K Sasaki, Mr. Hendriansyah Saudin, T.

Page 95: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

91

Satou, Mr. Y. Kobayashi, Mr. J. Yoshida, Mr. K. Takagi, I. Aiba, Mr K. Nakagawa, Mr.

A. Fukuyama, Mr. Y. Kuroki, Mr. S. Yoshizaki, Mr. XIANG Ruifei, Mr. Kim. TaeWan

and Mr. K. Nagahiro for the kind friendship and active discussions.

The author would appreciate the help of laboratory secretaries, Ms. Y. Hashizume, Ms.

A. Matsumoto, Ms. N. Hayashi, N. Iizuka.

This work was supported by STARC (Semiconductor Research Academic Center).

The authors would like to thank Drs. N. Nakayama (STARC), T. Nishikawa (STARC),

Y. Tsunashima (Toshiba), J. Yugami (Hitachi), T. Kitano (NEC), T. Kato (NEC), and K.

Fujita (SANYO) for useful discussions and advice.

This study was partially supported by ULSI Process Technology Development Center,

Semiconductor Company, Matsushita Electric. The Author would like to thank Mr. Y.

Okuno, M. Matsumoto and Mr. M. Kubota for useful discussions and advice for this

study.

This work was supported by Grant-in-Aid for Scientific Research Priority Areas (A):

Highly Functionalized Global Interface Integration.

Finally the author would like to thank his parents and brothers for their warm

supports and encouragements.

Kunihiro Miyauchi,

Yokohama,

March 2005

Page 96: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

92

References

[1] International Technology Roadmap for Semiconductors (ITRS), (2004)

[2] L. Manchanda et al., “Si-doped aluminates for high temperature metal-gate

CMOS: Zr-Al-Si-O, a Novel gate dielectric for low power applications”, IEDM

Tech. Dig., pp23.27 (2000).

[3] C.H.Lee et al., “MOS characteristics of ultra thin rapid thermal CVD ZrOB2 B and Zr

silicate gate dielectrics”, IEDM Tech. Dig., pp.27-30 (2000).

[4] S.J.Lee et al., “High quality ultrathin CVD HfO B2 B gate stack with poly-Si ga

[5] L.Kang et al., “MOSFET devices with polysilicon on single-layer HfOB2 B high-k

dielectrics”, IEDM Tech. Dig., pp.35-38 (2000).

[6] S. Ohmi et al., “High Quality Ultrathin LaB2 BOB3 B Films for High-k Gate Insulator”,

Proc. ESSDERC’01., pp.235-238 (2001).

[7] A. Chin et al., “High quality LaB2BOB3 B and Al B2BOB3 B gate dielectrics with equivalent

oxide thickness 5-10A”, symp. on VLSI Tech., pp.16-17 (2000).

[8] H. J. Osten et al., “Epitaxial Praseodymium Oxide: A New High-K Dielectric”,

IWGI Ext. Abst., pp.100-106 (2001).

[9] J.-P. Maria et al., “High-temperature stability in lanthanum and zirconia-based

gate dielectrics”, Journal of applied physics. Vol 90, #7 (2001)

[10] S. Jeon et al., “Excellent Electrical Characteristics of Lanthanide (Pr, Nd, Sm, Gd,

and Dy) Oxide and Lanthanide-doped Oxide for MOS Gate Dielectric

Applications”, IEDM Tech. Dig., pp.471-474 (2001).

[11] S. Ohmi et al., “Characterization of La B2BOB3 B and Yb B2 BOB3 B Thin Films for High-k Gate

Insulator Application“, J. Electronchem.Soc., 150, F13.4240(2003)

Page 97: Study on La - 東京工業大学 · 2005. 8. 1. · I ∝exp −(mφ)1/ 2 ⋅D] ... Total Gate Area [cm P 2] 5 x 10 P-1 Total Leakage Current per Chip [A/chip] 50 Table 1.3 ITRS 2004

93

[12] H. Nohira et al., “Chemical and electronic structures of LuB2BOB3B/Si inter facial

transition layer”, J. Appl. Surf. Sci., 216(2003)

[13] K. J. Hubbard et al., J. Mater. Res. 11, 2757 (1996)

[14] Theodosia Gougousi, M. Jason Kelly, David B. Terry, and Gregory N. Parsons, J.

Appl. Phys., Vol. 93, No. 3, 1 February 2003

[15] F. Paumier et al., Crystal Eng. 5 (2002) 169–175

[16] J. Kwo, et al., J. Appl. Phys., Vol. 89, No. 7, 1 April 2001

[17] J. F. Moulder, W. F. Stickle, P. E. Sobol, and K. D. Bomben, Handbook of X-ray

Photoelectron Spectroscopy (Perkin-Elmer Corporation, Eden Prairie, MN, 1992).

[18] Y. Uwamino, T. Ishizuka, and H. Yamatera, J. Electron Spectrosc. Relat. Phenom.

34, 67 (1984)

[19]

[20] S. Zang, R. Xiao, J. Appl. Phys 83 (1998) 87.

[21] J.J. Chambers, G.N. Pearson, J. Appl. Phys 90 (2001) 918.

[22] K.J. Hubbard, D.G. Schlom, J. Mater. Res 11 (1996) 2757.

[23] R.J. Gaboriaud, F. Pailloux, P. Guerin, F. Paumier, Thin Sol. Films 400 (2001)

106.

[24] V. Swamy, N.A. Dubrovinskaya, L.S. Dubrovinsky, J. Mater. Res 14 (1999) 2456.

[25] A. Huignard, A. Aron, P. Haschehoung, B. Viana, J. Thery, A. Laurent, J. Perriere,

J. Mater. Chem10 (2000) 549.

[26] R.J. Gaboriaud, F. Pailloux, P. Guerin, F. Paumier, J. Phys. D: Appl. Phys 33

(2000) 2884

[27] J. Robertson, J. Non-Crystalline Solids 303 (2002) 94–100