×
Log in
Upload File
Most Popular
Study
Business
Design
Technology
Travel
Explore all categories
The top documents tagged [cache miss penalty]
Cache Memory
331 views
SE-292 High Performance Computing Memory Hierarchy R. Govindarajan govind@serc
258 views
Submitted by: Ajay Kumar Parimi
2.119 views
COMP381 by M. Hamdi 1 Performance of Cache Memory
229 views
EECC551 - Shaaban #1 Lec # 10 Winter 2010 2-7-2011 Mainstream Computer System Components Double Date Rate (DDR) SDRAM One channel = 8 bytes = 64 bits wide
217 views
EECC551 - Shaaban #1 Lec # 10 Fall 2004 10-26-2004 Computer System Components SDRAM PC100/PC133 100-133MHZ 64-128 bits wide 2-way inteleaved ~ 900 MBYTES/SEC
218 views
Computer Architecture Memory Hierarchy. Chap. 5 - Memory2 Chapter Overview 5.1 Introduction 5.2 The basics of the caches 5.3. Measuring and improving
224 views
EECC551 - Shaaban #1 Lec # 10 Fall 2006 10-31-2006 Mainstream Computer System Components Double Date Rate (DDR) SDRAM Current DDR2 SDRAM Example: PC2-6400
226 views
EECC551 - Shaaban #1 Lec # 10 Fall 2005 11-1-2005 Mainstream Computer System Components SDRAM PC100/PC133 100-133MHZ 64-128 bits wide 2-way inteleaved
214 views
EECC551 - Shaaban #1 Lec # 10 Spring 2006 5-8-2006 Mainstream Computer System Components SDRAM PC100/PC133 100-133MHZ 64-128 bits wide 2-way inteleaved
219 views
Computer Architecture Chapter 5 Memory Hierarchy Design Prof. Jerry Breecher CSCI 240 Fall 2003
228 views
CPUs
27 views
Next >