verigy v93000 service training module 10: auto calibration

Verigy V93000Service Training

Module 10:Auto Calibration

10 - Auto Calibration

Verigy Restricted

Task of Auto Calibration:• is to adjust the system to its specification.• align all digital channels according to internal measurement units and

references.• shall be performed every three months, after running Diagnostic. • it measures the differences between the uncalibrated status and the desired

status of signal levels and timings. The resulting correction values are stored (std__).

Overview


Verigy Restricted

Auto Calibration accuracy is based on the following:• very accurate and stable calibration references

(located on Clock boards)• fixed calibration boundaries

Auto Calibration includes the following:• DC calibration to adjust the level accuracy• AC linearity to adjust the DAC output levels• AC skew calibration to adjust the timing accuracy• TDR calibration• DPS calibration to adjust the Device Power Supplies

Overview


Verigy Restricted

Auto Calibration should be run:• every three months• after a system repair• if the water temperature has changed by more than +2.5°C.

Auto Calibration runs on the following hardware components:• Clock Board• Channel Cards• DPS Boards• Power control boards

Schedule


Verigy Restricted

The automatic calibration procedure for the Verigy 93000 requires only a minimum of manual intervention.

The following equipment is required for running the V93000 Auto Calibration:• E8006A Calibration Robot

Note:Verigy recommends to purchase one Cal Robot for 4 to 5 test systems installed at a customer site

XYZ Unit

Cart

Required Equipment


Verigy Restricted

There are two ways to dock the Cal Robot to the tester:

Prober-style dockingNote: Docking HW must be used!

Handler-style dockingNote: Two people are required for turning the XYZ Unit over (weight: 22kg) and place it on the testhead (Handler-style docking).

Calibration Robot – Docking Style


Verigy Restricted

Before running the V93000 automatic calibration procedure, the following conditions must be met:

• The system must be running for at least one hour. The system temperature must have stabilized at the programmed value.

• The Standard Diagnostic must have been run without reporting any problems. If errors occurred during Diagnostic, carry out the necessary repairs and verify that these repairs have been successful by running Diagnostic again.

• No errors should be displayed during the bootstrapping process.

Preconditions


Verigy Restricted

Below approximations are based on maximum configuration.

For Pin Scale 800 systems (approximations) : Small TH: ~2:30 hours Large TH: ~4:50 hoursCompact TH: ~1:30 hours

For Pin Scale 3600/HSM systems (approximations) : Small TH: ~3:20 hours Large TH: ~6:30 hours Compact TH: ~2:50 hours

For Pin Scale 400 systems (approximations) : Small TH: ~4:50 hours Compact TH: ~2:30 hours

Calibration time in minutes over pin count

Execution Times

050100150200250300

PS3600

PS800

PS400


Verigy Restricted

Start SmarTest and select Calibration from the SmarTest Eclipse Workcenter window.

Click on this item to start Calibration

/opt/hp93000/soc/pws/bin/hp93000 &

Starting – SmarTest 6.0 and Higher


Verigy Restricted

Start SmarTest and select Calibration from the main application window.

Click on this button to start Calibration

/opt/hp93000/soc/pws/bin/hp93000 &

Starting – SmarTest < 6.0


Verigy Restricted

New calibration window pops up

Progress bars

Status bar

Calibrationmode

Active caltool

Start cal

Stop cal

Setup (servicemode only)

GUI Interface


Verigy Restricted

• The calibration can be configured on how to behave during the execution• To open the Preferences screen choose “Preferences” from the “Tools” menu

Update

Configuration - Preferences


Verigy Restricted

The following options can be choosen:

“Interactive” (default): When a failure happens the user is asked on how to continue:

Calibration Execution Mode(Default)


Verigy Restricted

“Automatic”:Here no user interaction is required even when a failure occurs (unless there is an issue

with the cal robot).The behaviour is defined by the options:• “Repeat on failure”

“All”: repeat current cal step on all HW resources

“Failing”: repeat cal step on failing HW only, up to X times (depending on result) after that “continue” or “abort” (if still fails)

• “Ignore Failure”Continues and ignores all failures

• “Abort on Failure”Aborts when a failure occurs

Calibration Execution Mode(Preferred)


Verigy Restricted

“Logging”:Changing the logging level from “Off” to any other value will enable calibration data logging during a calibration run to the file:

/var/opt/hp93000/soc/calibration/caldata.log_<date>.

Such a detailed logging only makes senseduring troubleshooting to collect data to besent to Verigy R&D.The created caldata.log file can become huge (for a 128 pin system ~600 MB) when a high logging level is chosen!

Calibration Logging Level


Verigy Restricted

“MMC (multiple master clock) calibration” is turned off by default.To activate the MMC cal, click on the checkbox.Then you need to choose which routing to use, “fixed” or “flexible”.When flexible is chosen you need to define which card cages (clock boards) should be included.

In case MMC is used by the customer, you need to ask the Application Engineer to know what needs to be calibrated (fixed, flexible and what clocks in which card cage)

NOTE: Running this calibration could add ~1 hour to the overall calibration time if selected.

MMC Filter


Verigy Restricted

ppTiA Filter

“pp (per pin) TIA Calibration” is turned off by default.

To activate the ppTIA cal, click on the checkbox.

NOTE: Running this calibration could add ~1 hour to the overall calibration time if selected.


Verigy Restricted

To run the standard calibration make sure you have chosen the “calibration” tool and that you have set your preferences right. Then press the start button.

1. Choose “Calibration” tool 2. Press “Start” button

Running Calibration


Verigy Restricted

During software startup when the calibration data will be loaded, you might see messages like: Channel 10101-12416,30101-32416 "Requires Calibration Update"

This indicates that a DC update is necessary to re-calibrate the PPMUs. This is necessary every 14 days to fulfill the stated specs of the Pin PMU.

To execute the DC Update choose from the Tools menu the “DC Update” tool.

Then click on the start button.

Update

“Start”Button

Running DC Update


Verigy Restricted

During calibration execution you can open the execution log window tofollow the cal progress in more detail.To open it choose “ViewExecution Log”.

Execution Logfile


Verigy Restricted

The error log window also has to be opened manually.

The error log only shows the failed cal steps

Error Logfile


Verigy Restricted

There are two calibration modes available:

“Standard”This is the default mode which allows to execute the standard calibration tools like digital cal, analog cal and DC update.After a successful calibration, the cal data is saved automatically in /var/opt/hp93000/soc/calibration/std__

“Service” This is a password protected mode which allows to do in addition:

• “Service Calibration”to execute one or several cal sub steps on a chosen HW to verify if a repair was successful for troubleshooting. In this mode the cal data is not saved automatically after a cal.

• “Repair Calibration” (>= 5.2.0)to perform only a calibration on the board on which you have exchanged any defective FRU. In this mode the cal data is saved automatically

Modes of Operation


Verigy Restricted

To switch into Service modechoose “User->Service” or clickon the “Standard” buttonand also choose “Service”

Enter password into Login window

Password = horizon

Service Mode


Verigy Restricted

Changed Tools pull-down menu withadded Service Calibration and activeSetup button

Cal GUI appearance in service mode

Active “Setup” button

Service Mode


Verigy Restricted

The Setup window allows you to choose cal sub steps and the HW

Service Mode


Verigy Restricted

After pressing the “Check” button the window looks similar to this:

Dependent calsteps arehighlighted

Service Mode


Verigy Restricted

In Service mode you are only able to manually save the cal file using the “File” pull-down menu. This will allow you to save all cal data stored in memory.Another window will pop up where you can choose the file name and save it.

Service Mode


Verigy Restricted

The repair calibration routine enables the user to calibrate single channel- and/or DPS cards after a successful repair rather than requiring a full system calibration. Repair calibration for HSM digital channel cards requires EEPROM writing if a channel module was replaced.

NOTE: There is no performance or accuracy degradation after a repair calibration!

It can be started from the calibration GUI from the tools menu. (see next slide)The service password needs to be entered to access the repair cal feature. Takes appr. 30mins/card. Card(s) need(s) to be choosen by the user manually.

There are a few prerequisites:• cal data of the last full calibration must be present and less than 3 months old.• at least one other card of the same type must be installed in the system. Necessary to get

reference data.In the following circumstances repair calibration is not applicable, rather a full system calibration is required:

• when the above prerequisites are not met• the configuration of the test system was changed, e.g. swap of a Pin Scale 800 card for a Pin

Scale 3600 card or vice versa or when you insert additional cards or remove cards

Service Mode – Repair Calibration


Verigy Restricted

1. To start the repair calibration, enter service mode and choose “Repair Calibration” from the tools menu (see above).

2. Choose “Setup” to define for which boards a repair cal is necessary. A new window pops up (see right). DPS and channel boards can be selected. After finished, click “Ok” and then start the calibration.

Service Mode – Repair Calibration


Verigy Restricted

At software startup, the std__ file is loaded into the HW

A log file is created listing status and errors that occured during the load including a time stamp:

/var/opt/hp93000/soc/calibration/cal_status_report.log

Additionally the UI-report window will also shows errors when something went wrong:

An error is reported when:

• the serial number of the HW stored in the cal data does not match the HW serial number it is downloaded to (HW was swapped or exchanged)

• cal data is downloaded for HW resources that is not there (missing HW)• when HW resources are installed that were not calibrated before (no cal

data available). Such HW is loaded with default cal values.

Loading of Calibration Data


Verigy Restricted

Examples:

1. The user has no rights for writing to the cal_status_report.log file, do a chmod 666 on this file to fix this issue:

WARNING: Can't open cal_status_report.log file

2. There is no HW installed for the cal data, e.g. board 125 was removed from system

WARNING: CDDB - IO board 125 not installedWARNING: CDDB - Channel 12501 not installed

…WARNING: CDDB - Channel 12516 not installedWARNING: CDDB – IO board 126 not installed

3. DC Update necessary for the PPMU

-------------------------- Digital Calibration Status Report Summary -------------------------- Channel 10101-12416 "Requires Calibration Update“ […]

In cal_status_report.log it will appear as below: Channel 10101-12416 "Calibration is out of date" for 1 calibration step (PPMV) "Pass" (All other calibration steps)



Verigy Restricted

4. Auto cal is out of date (see cal_status_report.log for details)

-------------------------- Digital Calibration Status Report Summary -------------------------- Board 101-108 "Requires Calibration Update“ Channel 10101-10816 "Requires Calibration Update“ Please call service technician. Please see "/var/opt/hp93000/soc/calibration/cal_status_report.log" for details.

5. Serial number of the HW (IO boards, channels) stored in the cal data does not match the HW serial number it is downloaded to (HW was swapped or exchanged)

board 101: hardware id doesn't match calibration data. Default data loadedchannel 10101: hardware id doesn't match calibration data. Default data loaded[…]channel 10116: hardware id doesn't match calibration data. Default data loadedboard 102: hardware id doesn't match calibration data. Default data loaded



Verigy Restricted

6. HW resources are installed that were not calibrated before (no cal data available). Such HW is loaded with default cal values.

-------------------------- Digital Calibration Status Report Summary --------------------------Board 107 "Not Calibrated“ Channel 10701-10716 "Not Calibrated“ Board 108 "Not Calibrated“ Channel 10801-10816 "Not Calibrated“

Please call service technician.Please see "/var/opt/hp93000/soc/calibration/cal_status_report.log" for details.

---------------------------------------------------------------------------------------------------------------



Verigy Restricted

“Calibration data loaded with defaults” always means that no calibration data was loaded for this HW. “Pass” means that the cal data was loaded without errors.------------- Digital Calibration Status Report: START --- : Mon Nov 15 18:28:37 2004

Board 101-108 "Pass" (All calibration steps)Channel 10101-10816 "Pass" (All calibration steps)

------------- Digital Calibration Status Report: END ----- : Mon Nov 15 18:28:37 2004------------- Digital Calibration Status Report: START --- : Mon Feb 21 10:52:32 2005

Channel 10101- 10816 "Calibration is out of date" for 1 calibration step (PPMV) "Pass" (All other calibration steps) This line means a DC Update is necessary for the Pin PMU (step

PPMV out of date)------------- Digital Calibration Status Report: END ----- : Mon Feb 21 10:52:32 2005------------- Digital Calibration Status Report: START --- : Tue Nov 23 16:06:04 2004

Board 101-108 "calibration data loaded with defaults" (All calibration steps)Channel 10101-10712,10801-10816 "calibration data loaded with defaults" (All calibration steps)

------------- Digital Calibration Status Report: END ----- : Tue Nov 23 16:06:04 2004

cal_status_report.log file


Verigy Restricted

There are three files generated by the calibration:

• /var/opt/hp93000/soc/calibration/cal_log.2004.07.19_17:05:08Lists warnings, errors and FW issues that occurred during calibration

• /var/opt/hp93000/soc/calibration/caldata.log.2004.07.19_17:05:08Lists cal commands including values; details depends on logging level

• /var/opt/hp93000/soc/calibration/std__.failed.2004.07.19_17:05:08/var/opt/hp93000/soc/calibration/std__ The std__ file is a valid cal file saved after a successful calibration runThe std__.failed.<date_time> is the saved cal file after an unsuccessful calibration run. The date_time is correlating with the other two log files which makes it easy to recognize which log files belong together helping in the troubleshooting process.

Logfiles


Verigy Restricted

Using std__.failed.<date_time>

To truly utilize calibration effeciently, the preferences screen must be setup to run Automatic, Repeat on Failure, and Failing set to 3 times.

If a failure occurs during calibration, let the calibration finish. Once calibration completes, locate the most recent std__.failed.<date_time> in the directory /var/opt/hp93000/soc/calibration. Copy this file over to std__.

Make the necessary repairs and then use repair calibration to calibrate the board that was repaired.

3


Verigy Restricted

Lists all errors/warnings that occurred during calibration:ADA <10115> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ADA <10116> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ADA <10115> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ADA <10116> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ARTM <10115> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ARTM <10116> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ARTM <10115> 2004-09-14 10:52:50 ERROR Skew deviation at 200 [%] of spec at edge 0ARTM <10116> 2004-09-14 10:52:51 ERROR Skew deviation at 200 [%] of spec at edge 0ARUS <10115> 2004-09-14 10:52:51 ERROR Skew deviation at 200 [%] of spec at edge 0ARUS <10116> 2004-09-14 10:52:51 ERROR Skew deviation at 200 [%] of spec at edge 0ARUS <10115> 2004-09-14 10:52:51 ERROR Skew deviation at 200 [%] of spec at edge 0ARUS <10116> 2004-09-14 10:52:51 ERROR Skew deviation at 200 [%] of spec at edge 0AMCS <10115> 2004-09-14 10:52:52 ERROR MCLK dependent Skew at 200 [%] of spec for 5000 [ps] periodAMCS <10115> 2004-09-14 10:52:52 ERROR MCLK dependent Skew at 200 [%] of spec for 4950 [ps] periodAMCS <10115> 2004-09-14 10:52:52 ERROR MCLK dependent Skew at 200 [%] of spec for 4900 [ps] periodAMCS <10115> 2004-09-14 10:52:52 ERROR MCLK dependent Skew at 200 [%] of spec for 4850 [ps] period

Cal_log Example


Verigy Restricted

BADC < -1> 2004-08-19 11:51:29 start of Step {BADC < 109> 2004-08-19 11:51:29 Noise level at 12 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Noise level at 3 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Noise level at 5 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Noise level at 5 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Maximum output at 61 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Minimum output at 61 [%] of spec (board adc).BADC < 109> 2004-08-19 11:51:29 Resolution at 61 [%] of spec (board adc)BADC < 109> 2004-08-19 11:51:29 Linearity error at 3 [%] of spec (meas. point 0 board adc)BADC < 109> 2004-08-19 11:51:29 Linearity error at 5 [%] of spec (meas. point 1 board adc)BADC < 109> 2004-08-19 11:51:29 Linearity error at 0 [%] of spec (meas. point 2 board adc)BADC < 109> 2004-08-19 11:51:29 Linearity error at 2 [%] of spec (meas. point 3 board adc)BADC < 109> 2004-08-19 11:51:29 Stored: Gain= 309932 [nV/LSB] Offset= 1.34132e+06 [nV]BADC < 110> 2004-08-19 11:51:29 Noise level at 14 [%] of spec (board adc).BADC < 110> 2004-08-19 11:51:29 Noise level at 3 [%] of spec (board adc).BADC < 110> 2004-08-19 11:51:29 Noise level at 6 [%] of spec (board adc).BADC < 110> 2004-08-19 11:51:29 Noise level at 6 [%] of spec (board adc).[…]

Caldata_log example


Verigy Restricted

6

In the Service Guide Part 1; there is a description of each Calibration step in alphabetical order.Pin Scale 3600 hardware affected is same as for HSM digital cards.

Cal step description example


Verigy Restricted

1.With SW 5.2.0 and up use “Repair Cal” to calibrate individual DPS boards.

2.With SW <5.2.0 use “service cal mode” as work around to perform

DPS cal per board

DPS Calibration


Verigy Restricted

Analog Calibration Overview

Auto CalibrationCalibrates major functional blocks in the module. (Timing Generator / ADC / DAC)

Analog Block

Calibration Block

ADC/DAC

Digital Block

ADC/DAC

Ref. V

OffsetDAC

TG

Role of Auto Calibration

Calibrates major functional blocks in the analog module, like:

• Timing Generator• ADC• DAC


Verigy Restricted

Analog Calibration

Auto Cal SW ID Product No. Product Name

DC Timing WGA E9685A High Resolution AWG X -- WGB E9688A High Speed AWG X X

E9696A/B/C UHS AWG X X WGC

E9690A/B UHS AWG Front End X X WGD E9703A 500M AWG X X WGE E9706A 30M AWG X X WGF E9708A 4.1G AWG X -- WDA E9684A High Speed Digitizer X X WDB E9686A High Resolution Digitizer X -- WDD E9704A 1GHz Digitizer X X WDE E9707A 20MHz Digitizer X X SPA E9687A Dual High Speed Sampler X X SPB E9702A 3GHz Sampler X X MCA E9714A, E9715A Multi-Channel Analog X X TIA E9691A/B High Performance TIA X X TIA E9705A General Purpose TIA X X TIA E9690B HPTIA/GPTIA Front End X X MSDPS E9711A/B Multi-Channel DPS X *1 --

Calibration Schedule 3 months

*1 : MSDPS, GPDPS, and HVDPS are calibrated in the system (digital) calibration.

Auto Calibration

calibrates DC parameters within all analog module and DPS boards

calibrates timing parameters only on some analog modules

analog Auto Calibration is required:

• every 3 months,• after digital auto calibration, or• after replacing analog module.


Verigy Restricted

Starting Analog Calibration

Click on this button to start Calibration

Click on this item to start Calibration


Verigy Restricted

Calibration Window

Instructions of Analog Calibration:

1. Use the Pull-down menu and select: “Analog Calibration”or select “Tools>Analog Calibration”


Verigy Restricted

Analog Calibration Window

Selected module is marked with an asterisk.

2. A new “gacal” window pops up. As default setting, all analog modules are selected. If you want to select modules, choose “Calibrate Selected Modules” radio button, then press “Select Modules. . .” button.

3. “MODULE SELECT” window pops up. Here you can specify module selection, calibration type (both/DC/timing), and core.

4. Software asks to install Analog ACU2 (E9693C)


Verigy Restricted

Analog Calibration

Module Name in GUI Product Name SW ID

2Msps AWG High Resolution AWG WGA

128Msps AWG High Speed AWG WGB

2.6Gsps AWG Ultra High Speed AWG WGC

500Msps AWG 500M AWG WGD

30Msps AWG 30M AWG WGE

40Msps Digitizer High Speed Digitizer WDA

2Msps Digitizer High Resolution Digitizer WDB

320Msps Digitizer 1G Digitizer WDD

5Msps Digitizer 20MHz Digitizer WDE

100MHz Digitizer 100MHz Digitizer WDG

1GHz Sampler High Speed Sampler SPA

3GHz Sampler 3GHz Sampler SPB

MultiSite Baseband Analog

Multi-site Baseband Analog Source/Measure

MCA

Time Interval Analyzer General Purpose TIA High Performance TIA

GPTIA HPTIA

Module Name in MODULE SELECT WindowAs shown in the screenshot, software has SWID column. See following list of available modules:

SWID column


Verigy Restricted

Store Location Filename Description

std_analog__ Analog auto calibration data. (Binary)

std_analog.upper Upper limit value of analog calibration test. (Binary)

std_analog.lower Lower limit value of analog calibration test. (Binary)

std_analog__.backup Automatic backup of std_analog__ file. (Binary)

/var/opt/hp93000/soc/calibration

cal_log Analog and digital calibration log file.

EEPROM of each module

NIST calibration data is stored in the EEPROM on the board. For WGC, WGF, TIA - no EEPROM data stored in this modules.

Result Files

Data Compatibility

Calibration data file and limit files must be copied/restored, if you backup analog calibration files.

Analog auto calibration must be performed with the same or higher SW revision as the digital calibration.

If digital channel on Bd 101, clock board, or power control board of affected analog card cage is calibrated, analog auto calibration must be performed.


Verigy Restricted

Auto Cal SW ID Product

No. Product Name Diag. DC Timing

WGA E9685A High Resolution AWG X X – WGB E9688A High Speed AWG X X X

E9696A/B/C Ultra High Speed AWG X X X WGC

E9690A/B UHSAWG Front End X X X WGD E9703A 500M AWG X X X WGE E9706A 30M AWG X X X WGF E9708A 4.1G AWG X X –

WDA E9684A High Speed Digitizer X X X WDB E9686A High Resolution Digitizer X X – WDD E9704A 1GHz Digitizer X X X WDE E9707A 20MHz Digitizer X X X WDG E9720A 105MHz Digitizer X X X SPA E9687A Dual High Speed Sampler X X X SPB E9702A 3GHz Sampler X X X MCA E9714A, E9715A Multi-site Baseband Analog X X X

TIA E9691A/B High Performance TIA X X X TIA E9705A General Purpose TIA X X X TIA E9690B HPTIA/GPTIA Front End X X X

MSDPS E9711A/B Multi-site DPS X X *1 –

Routine Maintenance Frequency 3 mo. 3 mo.

*1: MSDPS are calibrated in the system (digital) calibration as well to GPDPS.

Analog Maintenance Summary


Verigy Restricted

Analog Calibration Prerequisites

Necessary Equipment

E9693C AACU2 diag/cal board

Precondition

• System warm-up time : 1 hour• Passing digital & analog diagnostic


Verigy Restricted

verigy v93000 service training module 10: auto calibration

Documents

dc calibration

v93000 auto calibration

hours calibration time

stable calibration references

e8006a calibration robotnote

hours compact th

small th

hours large th