vlsi arithmetic - university of california, davisvojin/classes/eec180a/... · parallel multipliers...
TRANSCRIPT
![Page 1: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/1.jpg)
VLSI Arithmetic
Lecture 10:Multipliers
Prof. Vojin G. OklobdzijaUniversity of California
http://www.ece.ucdavis.edu/acsel
![Page 2: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/2.jpg)
Multiplier Design11 May 2004 47
Multiplication
Algorithm:
in
i
iin
i
i ryXryXXYP ∑∑−
=
−
=
×=×==1
0
1
0
0 p)(0 =
)(1)1(j
njj Xyrpr
p +=+ for j=0,....,n-1
initially
p(n)=XY after n steps
![Page 3: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/3.jpg)
11 May 20042
Multiplication Algorithm*
*from Parhami
![Page 4: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/4.jpg)
11 May 20043
Multiplication Algorithm*
*from Parhami
![Page 5: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/5.jpg)
11 May 20044
Multiplication Algorithm*
*from Parhami
![Page 6: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/6.jpg)
11 May 20045
*from Parhami
![Page 7: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/7.jpg)
11 May 20046
Multiplication*
*from Parhami
![Page 8: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/8.jpg)
11 May 20047
Multiplication*
*from Parhami
![Page 9: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/9.jpg)
Multiplier Design11 May 2004 48
![Page 10: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/10.jpg)
![Page 11: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/11.jpg)
![Page 12: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/12.jpg)
![Page 13: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/13.jpg)
11 May 200430
Generating Partial Products
*from G. Bewick
![Page 14: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/14.jpg)
11 May 200429
Generating Partial Products
*from G. Bewick
![Page 15: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/15.jpg)
Multiplier Design11 May 2004 49
![Page 16: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/16.jpg)
![Page 17: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/17.jpg)
Multiplier Design11 May 2004 52
![Page 18: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/18.jpg)
Multiplier Design11 May 2004 50
Parallel Multipliers
Step 0
Step 1
Step 2
Step 3
Step 4
![Page 19: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/19.jpg)
Multiplier Design11 May 2004 51
![Page 20: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/20.jpg)
Multiplier Design11 May 2004 53
![Page 21: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/21.jpg)
Multiplier Design11 May 2004 56
Minimum Number of Stages (Dada’s Rule)
![Page 22: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/22.jpg)
Multiplier Design11 May 2004 58
Use of 4:2 Compressors
A. Weinberger 1981M. Santoro 1988
![Page 23: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/23.jpg)
Multiplier Design11 May 2004 59
4:2 Compressor
![Page 24: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/24.jpg)
Multiplier Design11 May 2004 61
Re-designed 4:2 Compressor with 3 XOR Delay (Nagamatsu, Toshiba)CinI1
I2I3I4
0
1
S
C
Cout
![Page 25: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/25.jpg)
Multiplier Design11 May 2004 67
Title
0
2
4
6
8
10
12
14
16
18
20
22
24D
elay
(XO
R G
ates
)
0 10 20 30 40 50 60 70 80 90 100
Multiplier Width (bits)
Critical Path: (Equivalent XOR Gate Delays)
3,2 Counter
9to2 Compressor (Redesigned)
4:2 Compressor (Redesigned)
![Page 26: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/26.jpg)
11 May 200439
Tree Multipliers
*from Parhami
![Page 27: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/27.jpg)
11 May 200440
Reduction using 4:2 Compressors
*from G. Bewick
![Page 28: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/28.jpg)
Multiplier Design11 May 2004 69
Use of Higher-Order Compressors
D. Villeger, V.G. Oklobdzija 1993
![Page 29: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/29.jpg)
Multiplier Design11 May 2004 70
Design of a 13:2 Compressor from a 9:2 Compressor
![Page 30: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/30.jpg)
Multiplier Design11 May 2004 72
Compressor Family Characteristics
![Page 31: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/31.jpg)
Idea !!!!!
![Page 32: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/32.jpg)
Multiplier Design11 May 2004 78
Carry Propagate Adder
Vertical Slices
Horizontal PropagationCarry and Sum Connection to the Final Adder
Partial Product Martix Divided into Vertical Compressor Slices
![Page 33: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/33.jpg)
Multiplier Design11 May 2004 79
Example of a 12 X 12 Multiplication
1 0 1 1 0 1 0 1 0 1 0 01 0 1 1 0 1 0 1 0 1 0 0
0 0 0 0 0 0 0 0 0 0 0 01 0 1 1 0 1 0 1 0 1 0 0
1 0 1 1 0 1 0 1 0 1 0 00 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0
1 0 1 1 0 1 0 1 0 1 0 01 0 1 1 0 1 0 1 0 1 0 0
0 0 0 0 0 0 0 0 0 0 0 01 0 1 1 0 1 0 1 0 1 0 0
Vertical Compressor Slice - VCS
(Partial Product for X*Y = B54 * B1B)
FA FA
FA
FA
0 0 1 1 0 1 0
FA
3-Dimensional View of Partial Product Reduction
Time
Final Adder
![Page 34: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/34.jpg)
Multiplier Design11 May 2004 81
AB
Cin Sum
Carry
Signal Delays in a Full Adder(3,2) Counter
∗ Fast Input
♦ Fast Output
![Page 35: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/35.jpg)
Multiplier Design11 May 2004 82
Three-Dimensional optimization Method: TDM(Oklobdzija, Villeger, Liu, 1996)
![Page 36: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/36.jpg)
Method
![Page 37: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/37.jpg)
Multiplier Design11 May 2004 84
sc
cina b
TDM ArrangementWorst Case
4
4
21
44
sc
cina b
24 3
6 1
1
6
3
![Page 38: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/38.jpg)
Multiplier Design11 May 2004 85
Two cases of signals passing through the next level
0 0 0
sc
cina b
sc
cina b
sc
cina b
1
2 11
100 0
02 2
Best Balanced Case Average Case
sc
cina b
2 221 1 0
3 433
![Page 39: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/39.jpg)
Multiplier Design11 May 2004 86
Example of a Optimized Interconnection
sc
cina b
sc
cina b
sc
cina b
sc
cina b
bit (n-1) positionbit (n) position
2 xor0 xor
1 xor
3 xor3 xor
Example of a not Optimized Interconnection
sc
cina b
sc
cina b
sc
cina b
sc
cina b
bit (n-1) positionbit (n) position
2 xor0 xor
1 xor
4 xor3 xor
Example of Delay Optimization
![Page 40: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/40.jpg)
Multiplier Design11 May 2004 87
The 9th Vertical Compressor Slice of a Multiplier
A B
C S
A B Cin
C S
A B Cin
C S
A B Cin
C S
A B Cin
C S
A B Cin
C S
A B Cin
C S
0 0 0 0 0 0 0 0 0 .5 1 1 2 3
.5 1 11 2 22 2.5
3 3 3.5 4
5 5
![Page 41: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/41.jpg)
Computer Tools
![Page 42: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/42.jpg)
Competing Approaches
![Page 43: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/43.jpg)
Their Schemes
![Page 44: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/44.jpg)
Multiplier Design11 May 2004 97
0
2
4
6
8
10
12
14
16
18
20
22
24
Del
ay (X
OR
Lev
els)
0 20 40 60 80 100
Multiplier Width
Equivalent XOR Delays
TDM
Fadavi-Ardekani
9:2
4:2
3,2
![Page 45: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/45.jpg)
11 May 200441
Tree Multipliers
*from Parhami
![Page 46: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/46.jpg)
11 May 200443
Floor Plan of a Multiplier
*from G. Bewick
![Page 47: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/47.jpg)
RECOMENDATIONS
![Page 48: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/48.jpg)
Multiplier Design11 May 2004 122
THEEND
![Page 49: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/49.jpg)
Hollywood
![Page 50: VLSI Arithmetic - University of California, Davisvojin/CLASSES/EEC180A/... · Parallel Multipliers Step 0 Step 1 Step 2 Step 3 Step 4. 11 May 2004 Multiplier Design 51. 11 May 2004](https://reader036.vdocuments.net/reader036/viewer/2022062602/5f01f3b67e708231d401d7d7/html5/thumbnails/50.jpg)