william stallings computer organization and architecture 6 th edition
DESCRIPTION
William Stallings Computer Organization and Architecture 6 th Edition. Chapter 3 System Buses. Program Concept. Hardwired systems are inflexible General purpose hardware can do different tasks, given correct control signals Instead of re-wiring, supply a new set of control signals. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/1.jpg)
William Stallings Computer Organization and Architecture6th Edition
Chapter 3System Buses
![Page 2: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/2.jpg)
Program Concept
• Hardwired systems are inflexible• General purpose hardware can do
different tasks, given correct control signals
• Instead of re-wiring, supply a new set of control signals
![Page 3: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/3.jpg)
What is a program?
• A sequence of steps• For each step, an arithmetic or logical
operation is done• For each operation, a different set of
control signals is needed
![Page 4: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/4.jpg)
Function of Control Unit
• For each operation a unique code is provided—e.g. ADD, MOVE
• A hardware segment accepts the code and issues the control signals
• We have a computer!
![Page 5: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/5.jpg)
Components
• The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit
• Data and instructions need to get into the system and results out—Input/output
• Temporary storage of code and results is needed—Main memory
![Page 6: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/6.jpg)
Computer Components:Top Level View
![Page 7: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/7.jpg)
Instruction Cycle
• Two steps:—Fetch—Execute
![Page 8: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/8.jpg)
Fetch Cycle
• Program Counter (PC) holds address of next instruction to fetch
• Processor fetches instruction from memory location pointed to by PC
• Increment PC—Unless told otherwise
• Instruction loaded into Instruction Register (IR)
• Processor interprets instruction and performs required actions
![Page 9: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/9.jpg)
Execute Cycle
• Processor-memory—data transfer between CPU and main memory
• Processor I/O—Data transfer between CPU and I/O module
• Data processing—Some arithmetic or logical operation on data
• Control—Alteration of sequence of operations—e.g. jump
• Combination of above
![Page 10: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/10.jpg)
Example of Program Execution
![Page 11: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/11.jpg)
Instruction Cycle - State Diagram
![Page 12: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/12.jpg)
Interrupts
• Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing
• Program—e.g. overflow, division by zero
• Timer—Generated by internal processor timer—Used in pre-emptive multi-tasking
• I/O—from I/O controller
• Hardware failure—e.g. memory parity error
![Page 13: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/13.jpg)
Program Flow Control
![Page 14: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/14.jpg)
Interrupt Cycle
• Added to instruction cycle• Processor checks for interrupt
—Indicated by an interrupt signal
• If no interrupt, fetch next instruction• If interrupt pending:
—Suspend execution of current program —Save context—Set PC to start address of interrupt handler routine—Process interrupt—Restore context and continue interrupted program
![Page 15: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/15.jpg)
Transfer of Control via Interrupts
![Page 16: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/16.jpg)
Instruction Cycle with Interrupts
![Page 17: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/17.jpg)
Program TimingShort I/O Wait
![Page 18: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/18.jpg)
Program TimingLong I/O Wait
![Page 19: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/19.jpg)
Instruction Cycle (with Interrupts) - State Diagram
![Page 20: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/20.jpg)
Multiple Interrupts
• Disable interrupts—Processor will ignore further interrupts whilst
processing one interrupt—Interrupts remain pending and are checked
after first interrupt has been processed—Interrupts handled in sequence as they occur
• Define priorities—Low priority interrupts can be interrupted by
higher priority interrupts—When higher priority interrupt has been
processed, processor returns to previous interrupt
![Page 21: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/21.jpg)
Multiple Interrupts - Sequential
![Page 22: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/22.jpg)
Multiple Interrupts – Nested
![Page 23: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/23.jpg)
Time Sequence of Multiple Interrupts
![Page 24: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/24.jpg)
Connecting
• All the units must be connected• Different type of connection for different
type of unit—Memory—Input/Output—CPU
![Page 25: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/25.jpg)
Computer Modules
![Page 26: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/26.jpg)
Memory Connection
• Receives and sends data• Receives addresses (of locations)• Receives control signals
—Read—Write—Timing
![Page 27: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/27.jpg)
Input/Output Connection(1)
• Similar to memory from computer’s viewpoint
• Output—Receive data from computer—Send data to peripheral
• Input—Receive data from peripheral—Send data to computer
![Page 28: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/28.jpg)
Input/Output Connection(2)
• Receive control signals from computer• Send control signals to peripherals
—e.g. spin disk
• Receive addresses from computer—e.g. port number to identify peripheral
• Send interrupt signals (control)
![Page 29: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/29.jpg)
CPU Connection
• Reads instruction and data• Writes out data (after processing)• Sends control signals to other units• Receives (& acts on) interrupts
![Page 30: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/30.jpg)
Buses
• There are a number of possible interconnection systems
• Single and multiple BUS structures are most common
• e.g. Control/Address/Data bus (PC)• e.g. Unibus (DEC-PDP) Programmed
Data Processor (PDP) was a series of minicomputers made and marketed by the Digital Equipment Corporation from 1957 to 1990.
![Page 31: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/31.jpg)
What is a Bus?
• A communication pathway connecting two or more devices
• Usually broadcast • Often grouped
—A number of channels in one bus—e.g. 32 bit data bus is 32 separate single bit
channels
• Power lines may not be shown
![Page 32: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/32.jpg)
Data Bus
• Carries data—Remember that there is no difference between
“data” and “instruction” at this level
• Width is a key determinant of performance—8, 16, 32, 64 bit
![Page 33: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/33.jpg)
Address bus
• Identify the source or destination of data• e.g. CPU needs to read an instruction
(data) from a given location in memory• Bus width determines maximum memory
capacity of system—e.g. 8080 has 16 bit address bus giving 64k
address space— 8? 32? 64?
![Page 34: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/34.jpg)
Control Bus
• Control and timing information—Memory read/write signal—Interrupt request—Clock signals
![Page 35: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/35.jpg)
Bus Interconnection Scheme
![Page 36: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/36.jpg)
Big and Yellow?
• What do buses look like?—Parallel lines on circuit boards—Ribbon cables—Strip connectors on mother boards
– e.g. PCI
—Sets of wires
![Page 37: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/37.jpg)
Single Bus Problems
• Lots of devices on one bus leads to:—Propagation delays
– Long data paths mean that co-ordination of bus use can adversely affect performance
– If aggregate data transfer approaches bus capacity
• Most systems use multiple buses to overcome these problems
![Page 38: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/38.jpg)
Traditional (ISA)(with cache)
![Page 39: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/39.jpg)
High Performance Bus
![Page 40: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/40.jpg)
Bus Types
• Dedicated—Separate data & address lines
• Multiplexed—Shared lines—Address valid or data valid control line—Advantage - fewer lines—Disadvantages
– More complex control– Ultimate performance
![Page 41: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/41.jpg)
Bus Arbitration
• More than one module controlling the bus• e.g. CPU and DMA controller• Only one module may control bus at one
time• Arbitration may be centralised or
distributed
![Page 42: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/42.jpg)
Centralised Arbitration
• Single hardware device controlling bus access—Bus Controller—Arbiter
• May be part of CPU or separate
![Page 43: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/43.jpg)
Distributed Arbitration
• Each module may claim the bus• Control logic on all modules
![Page 44: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/44.jpg)
Timing
• Co-ordination of events on bus• Synchronous
—Events determined by clock signals—Control Bus includes clock line—A single 1-0 is a bus cycle—All devices can read clock line—Usually sync on leading edge—Usually a single cycle for an event
![Page 45: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/45.jpg)
Synchronous Timing Diagram
![Page 46: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/46.jpg)
Asynchronous Timing – Read Diagram
![Page 47: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/47.jpg)
Asynchronous Timing – Write Diagram
![Page 48: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/48.jpg)
PCI Bus
• Peripheral Component Interconnection• Intel released to public domain• 32 or 64 bit• 50 lines
![Page 49: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/49.jpg)
PCI Bus Lines (required)
• Systems lines—Including clock and reset
• Address & Data—32 time mux lines for address/data—Interrupt & validate lines
• Interface Control• Arbitration
—Not shared—Direct connection to PCI bus arbiter
• Error lines
![Page 50: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/50.jpg)
PCI Bus Lines (Optional)
• Interrupt lines—Not shared
• Cache support• 64-bit Bus Extension
—Additional 32 lines—Time multiplexed—2 lines to enable devices to agree to use 64-bit
transfer
• JTAG/Boundary Scan—For testing procedures
![Page 51: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/51.jpg)
• Boundary scan is a method for testing interconnects (wire lines) on printed circuit boards or sub-blocks inside an integrated circuit. Boundary scan is also widely used as a debugging method to watch integrated circuit pin states, measure voltage, or analyze sub-blocks inside an integrated circuit.
• The Joint Test Action Group (JTAG) developed a specification for boundary scan testing that was standardized in 1990 as the IEEE Std. 1149.1-1990. In 1994, a supplement that contains a description of the Boundary Scan Description Language (BSDL) was added which describes the boundary-scan logic content of IEEE Std 1149.1 compliant devices. Since then, this standard has been adopted by electronic device companies all over the world. Boundary scan is now mostly synonymous with JTAG
![Page 52: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/52.jpg)
![Page 53: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/53.jpg)
PCI Commands
• Transaction between initiator (master) and target
• Master claims bus• Determine type of transaction
—e.g. I/O read/write
• Address phase• One or more data phases
![Page 54: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/54.jpg)
PCI Read Timing Diagram
![Page 55: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/55.jpg)
PCI Bus Arbitration
![Page 56: William Stallings Computer Organization and Architecture 6 th Edition](https://reader036.vdocuments.net/reader036/viewer/2022070416/56815150550346895dbf73fb/html5/thumbnails/56.jpg)
Foreground Reading
• Stallings, chapter 3 (all of it)• www.pcguide.com/ref/mbsys/buses/
• In fact, read the whole site!• www.pcguide.com/