Upload File

xpressgx s10-fh800g · 2020. 6. 26. · = intel stratix 10 gx h-tile (1sg280hu1f50e2vg), without...

  • Home
  • Documents
  • XpressGX S10-FH800G · 2020. 6. 26. · = Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory Deliverables Ordering information Stratix 10 GX, H-tile USB2.0 Micro connector
4
XpressGX S10-FH800G Full height profile PCIe Network Processing FPGA board Featuring 800G Ethernet Intel® Stratix® 10 GX 2800 KLE PCIe Gen3 x16 ▪ 4x200 GbE ▪ 4x DDR4 or 4x QDR2+ ▪ Board-to-board connection ▪ Networking Acceleration ▪ Security ▪ High Performance Computing

Upload: others

Post on 22-Jan-2021

6 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: XpressGX S10-FH800G · 2020. 6. 26. · = Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory Deliverables Ordering information Stratix 10 GX, H-tile USB2.0 Micro connector

XpressGX S10-FH800GFull height profile PCIe Network Processing FPGA board

Featuring 800G Ethernet

Intel® Stratix® 10 GX 2800 KLE

PCIe Gen3 x16

▪ 4x200 GbE▪ 4x DDR4 or 4x QDR2+

▪ Board-to-board connection

▪ Networking Acceleration▪ Security

▪ High Performance Computing

Page 2: XpressGX S10-FH800G · 2020. 6. 26. · = Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory Deliverables Ordering information Stratix 10 GX, H-tile USB2.0 Micro connector

Deliverables

Ordering information

▪ Stratix 10 GX, H-tile ▪ USB2.0 Micro connector for JTAG, UART and BMC ▪ 1x Nor Flash 1GBytes quad SPI FPGA AS configuration

▪ On board memory module with mix memory type DDR4 or QDRII ▪ 0 to 4 banks DDR4, 8GBytes each, x72bits, up to 2400MT/s ▪ 0 to 4 banks QDRII+ 576Mbits each, x36bits, up to 550MHz

▪ Max 200W, delivered with a custom 1 slot PCIe passive heat-sink ▪ Powered by the PCIe slot and a 8-pins ATX eternal connector (additional power)

0°C to 40°C

0°C to 70°C

254mm x 111.15mm, Dual slot PCIe

▪ FPGA monitoring ▪ NOR Flash and clock programming

▪ Full height 1 slot PCIe board with passive heat-sink and PCIe bracket▪ Board Support Package (Manuals, HDL reference designs)▪ 4 memory modules DDR4 or QDRII+ (depends on the board version)▪ DWF/STEP models and 2D drawing (upon request)

= Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), 4 banks DDR4= Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), 4 banks QDRII+= Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory

▪ PCI Gen3 x16 ▪ 4x QSFP-DD optical cage (4 x 8 XCVR : 28 Gb/s capable per XCVR link) ▪ QSFP-DD compatible with QSFP28 transceivers ▪ 3x UltraPort SlimSAS connector (NVMe interface capable, SFF-8654, 1 interface 28 Gb/s capable 8 XCVR)

▪ Programmable PLL oscillators (Si5342 & Si5344), output clocks frequency between 0.0001 MHz to 750 MHz to manage memory and transceivers clock frequency ▪ High precision oscillator, clock accuracy 20MHz- 0.05ppm for Precision Time Protocol (PTP) IEEE 1588 ▪ One coax connector for PPS (pulse per second) ▪ Max10 USB Blaster on board, UART over USB interface ▪ PMBus interface

▪ RoHS/REACH compliant ▪ UL certified ▪ ISO9001 certified

▪ LTPowerPlay project▪ S-parameters (upon request)▪ Characterization report (upon request)▪ Online support at support.reflexces.com

▪ XpressGXS10H-FH800GT▪ XpressGXS10H-FH801GT▪ XpressGXS10H-FH802GT

Full Specifications

© REFLEX CES 2019-All Rights Reserved– August/v3.3

FPGA Configuration

Memory

Power

Operating Range

Storage Temp Range

Board Dimensions

Communication Interfaces

Other Resources

Board Management Controller

SDK & Toolkit

Standards andCompliance

The REFLEX CES Toolkit is provided with every board purchased, to be a link between the REFLEX CES board and the host system. It is a suite of software development tools, including drivers, libraries, utilities and example projects.

www.reflexces.comNorth America Sales Office / [email protected] Sales Office / [email protected]

Page 3: XpressGX S10-FH800G · 2020. 6. 26. · = Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory Deliverables Ordering information Stratix 10 GX, H-tile USB2.0 Micro connector

▪ Fully customizable Toolkit▪ Fast and easy start

▪ Quick configuration of a design and programmation of the board, to test all the interfaces available

▪ Generation of a complete HDL project, including IP and test modules selected by the user

through the graphical interface

REFLEX CES Toolkit

The REFLEX CES Toolkit makes it fast and easy to get started with our XpressGXS10-FH800G !

Page 4: XpressGX S10-FH800G · 2020. 6. 26. · = Intel Stratix 10 GX H-Tile (1SG280HU1F50E2VG), without memory Deliverables Ordering information Stratix 10 GX, H-tile USB2.0 Micro connector

© REFLEX CES 2020-All Rights Reserved– June/v1.0

www.reflexces.comNorth America Sales Office / [email protected] Sales Office / [email protected]

Pending task

Task completed

Task failed

The design flow summarizes all running and deactivated tasks, and follow a logical order.

7 tasks are available on the upper banner, and can be activated and deactivated by clicking on the check box.

A page is dedicated to each task, with its specific technical information.

The REFLEX CES PCIe SDK is included in the Toolkit. The PCIe SDK consist of drivers, an API, and a test HMI provided as a software example.

The generated design is fully customizable.

On the module settings tab, users can choose and configure only the interfaces required for their application.

The status of the currently running task is indicated by the

color of the LED.

In the event of a problem, click on the button at the top right to go to the web page or to display the user guide.

If files need to be shared with REFLEX CES technical support, they can be exported.


Stratix IV GX FPGA Development Kit User Guide

Stratix GX FPGA Family Data Sheet · Altera Corporation 1 Stratix GX FPGA Family November 2002, ver. 1.0 Data Sheet DS-STXGX-1.0 Introduction Preliminary Information The Stratix TM

Stratix 10 GX/SX Device Overview - intel.com · 1. Intel® Stratix® 10 GX/SX Device Overview Intel’s 14-nm Intel ® Stratix 10 GX FPGAs and SX SoCs deliver 2X the core performance

Intel® Stratix® 10 GX Transceiver Signal Integrity

Stratix II GX Device Handbook · Altera Corporation vii Chapter Revision Dates The chapters in this book, Stratix II GX Device Handbook, Volume 1, were revised on the following dates

Stratix IV GX FPGA Development Board Reference … · August 2012 Altera Corporation Stratix IV GX FPGA Development Board Reference Manual 1. Overview This document describes the

Interfacing DDR SDRAM with Stratix & Stratix GX Devices

2. Stratix II GX Transceiver Architecture Overview · Stratix II GX ALT2GXB Ports (Part 1 of 7) Port Name Input/Output Description Scope Receiver Physical Coding Sublayer (PCS) Ports

100G Development Kit, Stratix V GX Edition, Reference Manual · 101 Innovation Drive San Jose, CA 95134 MNL-01066-1.1 Reference Manual 100G Development Kit, Stratix V GX Edition Feedback

Selectable I/O Standards in Stratix II and Stratix II GX Devices · 2018-06-16 · Selectable I/O Standards in Stratix II and Stratix II GX ... other 2.5-V devices. This standard

Stratix IV GX FPGA Development Board Reference Manualridl.cfd.rit.edu/products/manuals/Altera/Stratix IV GX... · 2009-05-22 · development board. Figure 2–1 illustrates major

Stratix II GX Device Handbook - Farnell element14 · Stratix II GX Architecture chapter in volume 1 of the Stratix II GX Device Handbook Document Revision History Table 1–4 shows

AN 249: Implementing 10 Gigabit Ethernet XAUI in Stratix GX ......The Stratix GX transceiver block is designed to support XAUI. In addition, the other 10 Gigabit Ethernet interface

100G Development Kit, Stratix V GX Edition, Reference · PDF file101 Innovation Drive San Jose, CA 95134 MNL-01066-1.1 Reference Manual 100G Development Kit, Stratix V GX Edition Feedback

Stratix V GX FPGA Development Board Reference Manual (PDF)

AN 875: Intel® Stratix® 10 E-Tile PCB Design …...2. Platform Design Strategy for 56G PAM4 Channels 2.1. Intel Stratix 10 E-Tile Transceiver Channel Usage Mode Intel Stratix 10

Stratix Device Volume 2, Section 6, Chapter 15: Remore ... Corporation 12–3 September 2004 Stratix Device Handbook, Volume 2 Remote System Configuration with Stratix & Stratix GX

256 10 GX Transceiver Signal Integrity Development Kit ... · Intel® Stratix® 10 GX Transceiver Signal Integrity Development Kit ... • Generate and check pseudo-random ... Stratix

Stratix Gx Fpga

AN 472: Stratix II GX SSN Design Guidelines...Altera Corporation 1 AN-472-1.0 Preliminary Application Note 472 Stratix II GX SSN Design Guidelines Introduction Today's FPGA devices

Stratix V GX FPGA Development Kit User Guide 2014 Altera Corporation Stratix V GX FPGA Development Kit User Guide 1. About This Kit The Altera® Stratix® V GX FPGA Development Kit

AN 778: Intel® Stratix® 10 L-Tile/H-Tile Transceiver Usage · Figure 2. Stratix 10 PLLs and Clock Networks in Two Banks of Intel Stratix 10 L-Tile/H-Tile. The ATX PLL, fPLL and

Stratix II GX PCI Express Development Board … Innovation Drive San Jose, CA 95134 (408) 544-7000 Stratix II GX PCI Express Development Board Reference Manual Document Version: 1.0.1

Transceiver SI Development Kit, Stratix II GX Edition ... · 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 Transceiver SI Development Kit, Stratix II GX Edition Getting Started

AN 249: Implementing 10 Gigabit Ethernet XAUI in Stratix GX Devices

Using Pre-Emphasis and Equalization with Stratix GX

PM432 Stratix II GX FPGA PMC Module with four HSSDC2 ...PM432 SPECIFICATIONS PROCESSING FPGA • EP2SGX90 ALTERA • EP2SGX90 ALTERA® Stratix® II GX FPGA • 90,960 Logic Elements,

Stratix V GX FPGA Development Kit User Guide - Altera · external RJ-45 jack. ... (NoC) design. The Quartus II ... December 2014 Altera Corporation Stratix V GX FPGA Development Kit

Stratix V GX FPGA Development Kit User Guide

Signal Integrity Development Kit, Stratix V GX Edition, User - Altera

Remote System Upgrades with Stratix II & Stratix II GX Devices - Altera

AN 208: Configuring Stratix & Stratix GX Devices

Stratix II GX Embedded Gigabit Ethernet MAC / PHY › content › dam › altera-www › global › en...Stratix II GX Embedded Gigabit Ethernet MAC / PHY User's Guide Version 1.0

Measurement of Pre-Emphasis on Altera Stratix GX with the …application-notes.digchip.com/038/38-21389.pdf · 2009-02-08 · Measurements of Pre-Emphasis on Altera® Stratix® GX

256 10 E-Tile Transceiver PHY User Guide - Intel FPGA … 1 Stratix 10 E-Tile Transceiver PHY Overview 4 1.1 Supported Features 4 1.2 E-Tile Layout in Stratix 10 Device Variants